

Compute Express Link[™] (CXL[™]): A Coherent Interface for Ultra-High-Speed Transfers

Kurt Lender

CXL Consortium[™] Marketing Work Group Ecosystem Enabling Manager Intel Corporation

Agenda

- Industry Need for CXL
 - **Overview of CXL**
- CXL Features / Benefits
- CXL Use Cases
- Bringing CXL to the Industry / How to Contribute
- Summary



INDUSTRY MEGA TRENDS

PROLIFERATION OF

GROWTH OF

CLOUDIFICATION OF THE NETWORK & EDGE





Why a New Class of Interconnect?

Extend PCIe for heterogeneous computing and server disaggregation usages

- Create shared memory pools with efficient access mechanisms
- Enhance movement of operands and results between accelerators and target devices
- Enable efficient resource sharing
- Significant latency reduction to enable disaggregated memory

Compute





Overview of CXL



Introducing CXL



CXL: a <u>new class</u> of interconnect for device connectivity

Open industry standard

Processor nterconnect

- High-bandwidth, low-latency
- Coherent interface
- Leverages PCI Express[®]
 - Targets → High-performance computational workloads -AI, ML, HPC, & Comms



What is CXL?

• CXL is an alternate protocol that runs across the standard PCIe physical layer

• CXL uses a flexible processor port that can auto-negotiate to either the standard PCIe transaction protocol or the alternate CXL transaction protocols

• First generation CXL aligns to 32 Gbps PCIe 5.0

• CXL usages expected to be key driver for an aggressive timeline to PCIe 6.0





CXL Protocols

The CXL transaction layer is comprised of 3 dynamically multiplexed sub-protocols on a single link:

CXL.io - Discovery, configuration, register access, interrupts, etc.
CXL.cache - Device access to processor memory
CXL.memory - Processor access to device attached memory

CXL - Dynamically Multiplexed IO, Cache and Memory





CXL Features / Benefits



CXL Stack – Designed for Low Latency

CXL Stack -Alternate Stack -Low latency Cache and Mem Transactions for contrast PCle PCle CXL Transaction Transaction Transaction Layer Alternate Link Layer CXL.cache/CXL.mem Layer **Transaction Layer Transaction Layer Dynamic Mux** CXL PCle Link Link Laver Laver CXL.cache/CXL.mem PCle Link Laver Link Laver **CXL Dynamic Mux** Static Mux PCIe/CXL Logical Phy PCIe Logical Phy PCIe Analog Phy PCIe/CXL Analog Phy

All 3 representative usages have latency critical elements:

- · CXL.cache
- CXL.memory
- CXL.io

CXL <u>cache</u> and <u>memory</u> stack is optimized for latency:

Separate transaction and link layer from IO
Fixed message framing

CXL <u>io</u> flows pass through a stack that is largely identical a standard PCIe stack:

Dynamic framing

Compute

• Transaction Layer Packet (TLP)/Data Link Layer Packet (DLLP) encapsulated in CXL flits

CXL Stack – Designed for Low Latency



All 3 representative usages have latency critical elements:

- CXL.cache
- CXL.memory
- · CXL.io

CXL <u>cache</u> and <u>memory</u> stack is optimized for latency:

- \cdot Separate transaction and link layer from IO
- Fixed message framing

CXL <u>io</u> flows pass through a stack that is largely identical a standard PCIe stack:

Dynamic framing

Compute

 Transaction Layer Packet (TLP)/Data Link Layer Packet (DLLP) encapsulated in CXL flits



CXL's Protocol Asymmetry

CCI Model - Symmetric CCI Protocol



CCI - Cache Coherent Interconnect



CXL Model - Asymmetric Protocol



<u>CXL key advantages</u>:

- + Avoid protocol interoperability hurdles/roadblocks
- + Enable devices across multiple segments (e.g. client / server)
- + Enable Memory buffer with no coherency burden
- + Simpler, processor independent device development

CXL's Coherence Bias



Coherency Guaranteed

CXL Consortium

Compute



CXL Use Cases



Representative CXL Usages



Heterogeneous Computing Revisited – with CXL

CXL enables a more fluid and flexible memory model Single, common, memory address space across processors and devices





Bringing CXL to the Industry



Broad Industry support for CXL



Founding Promoters

CXL consortium - Currently 75 companies and growing

www.ComputeExpressLink.org

CXL Consorti

Call to Action: CXL Consortium – Get Involved

Contributors

Adopters



Participate in Work Groups

- Protocol
- PHY
- System
- Software
- Compliance
- Marketing





Join

Download Specification

Call to Action: Join and Contribute Now! www.ComputeExpressLink.org



CXL Summary

Coherent Interface

 \rightarrow Leverages PCIe with 3 mix-and-match protocols

Low Latency

 \rightarrow .Cache and .Mem targeted at near CPU cache coherent latency

Asymmetric Architecture

 \rightarrow Eases burdens of cache coherent interface designs

Open Industry Standard

 \rightarrow With growing broad industry support

CXL has the right features and architecture to enable a broad, open eco-system for heterogeneous computing and server disaggregation





Thank You!

Flash Memory Summit 2019 Santa Clara, CA



https://www.ComputeExpressLink.org