



# Compute Express Link™ (CXL™) Device Ecosystem and Usage Models

Flash Memory Summit 2023

- Moderator: Kurtis Bowman, CXL Consortium MWG Co-Chair, and Director, Server System Performance at AMD
- Panelists:
  - Khurram Malik, Director of Product Marketing, CXL, Marvell
  - Timothy Pezarro, CXL Consortium member and Senior Product Manager, Microchip Technology
  - Mark Orthodoxou, VP of Marketing, Rambus
  - Kapil Sethi, Sr. Manager Product Planning, Samsung



# CXL Overview


Khurram Malik

Director of Product Marketing, CXL,  
Marvell

This presentation contains forward-looking statements within the meaning of U.S. federal securities laws that involve risks and uncertainties. Forward-looking statements include, without limitation, any statement that may predict, forecast, indicate or imply future events or achievements. Actual events or results may differ materially from those contemplated in this presentation. Forward-looking statements are only predictions and are subject to risks, uncertainties and assumptions that are difficult to predict, including those described in the “Risk Factors” section of Marvell's Annual Reports on Form 10-K, Quarterly Reports on Form 10-Q and other documents filed by Marvell from time to time with the SEC. Forward-looking statements speak only as of the date they are made. Readers are cautioned not to put undue reliance on forward-looking statements, and no person assumes any obligation to update or revise any such forward-looking statements, whether as a result of new information, future events or otherwise.

# What is CXL and why now?

Standard protocol  
Memory semantics  
Cache coherent  
Low latency  
Merged GenZ, CCIX



PCIe5 for DRAM


PCIe 5 x8 ~32GB/s  
DDR5-4800 DIMM ~35GB/s

CXL leverages PCI Express's ubiquity in the data center

# Why does this matter to hyperscalers

## Fixes scaling challenges


DRAM BW per core historical decline  
Compute efficiency ↓



CPU core growth  
outpaces bandwidth

## Maximizes utilization


Semiconductor Revenue Forecast by Device Type Through 2025




DRAM #1 spend

## Enables SKU flexibility

SSD



Memory expander



E1.S (shown); E3.S supports more power & capacity

Pluggable, leverage  
and unify SSD FFs


# DRAM key to unlocking TCO and perf for emerging workloads



# How does CXL impact memory in servers


## (What is CXL trying to fix)

DRAM DIMM



- Limited performance and capacity
- Thermal / power constraints
- Not easily serviceable
- No telemetry, no acceleration
- Limited to memory supported by CPU


CXL memory module



- Greater performance and capacity
- Moved to outside for better thermals
- Easily plugged in and out (“hot swap”)
- Able to add telemetry and acceleration
- Supports greater range of memory types


## Memory expansion

- Scale performance and capacity
- Mix-and-match DRAM types
- Thermally optimized




## Memory acceleration

- Coherent, efficient
- Accelerate analytics, ML, etc.
- Improves efficiency and TCO




## Memory pooling

- Share memory across xPUs
- Improve utilization
- BW:cost optimized




## Switch

- Low-latency fabric
- Supports optics
- Enables full composability






# CXL vision: Optimal resource utilization



# Comprehensive end-to-end CXL solutions



- Expanders
- Pooling
- Switch
- Accelerators
- Custom Compute
- DPUs / SmartNICs
- Electro-optics
- Re-timers
- SSD Controllers

CXL delivers a cutting-edge solution

# Type-3 Devices


Timothy Pezarro

CXL Consortium Member

Senior Product Manager, Microchip  
Technology


# Type 3 Devices

## Caching Devices / Accelerators



- PGAS NIC
- NIC atomics


## Accelerators with Memory



- GP GPU
- Dense computation

<https://members.computeexpresslink.org/wg/CXL/document/1218>

## Memory Buffers



- Memory BW expansion
- Memory capacity expansion
- Storage class memory



# Ecosystem Progress




- CXL™ attached memory
- Specified by CXL 1.1
- CXL 1.1+ hosts
- Several memory controller semiconductors and memory modules are in prototype
- CXL test event
  - Integrator's list
    - <https://www.computeexpresslink.org/integrators-list>
- CXL test equipment

The screenshot shows the 'Integrators List' page on the Compute Express Link website. The page features a navigation menu with 'HOME', 'ABOUT CXL', 'MEMBERS', 'CXL SPECIFICATION', 'NEWS AND EVENTS', and 'RESOURCES'. Below the navigation is the CXL logo and the tagline 'Compute Express Link™: The Breakthrough CPU-to-Device Interconnect'. The main heading is 'Integrators List'. Below this is a table with the following data:

| Company            | Product Name                         | Device ID                            | CXL Device Type | Feature Set  | Spec Revision | PHY Speed | Max Lane | Form Factor                | Function     |
|--------------------|--------------------------------------|--------------------------------------|-----------------|--------------|---------------|-----------|----------|----------------------------|--------------|
| Micron             | Micron Rev A                         | 6400                                 | Type 3          | CXL Core 1.1 | CXL 1.1       | 32GT/s    | x8       | EDSFF                      | MEM Expander |
| Micron             | Micron Rev B                         | 6400                                 | Type 3          | CXL Core 1.1 | CXL 1.1       | 32GT/s    | x8       | EDSFF                      | MEM Expander |
| Montage Technology | CXL Memory Expander Controller (MXC) | 0xC001                               | Type 3          | CXL Core 1.1 | CXL 1.1       | 32GT/s    | x8       | CEM                        | MEM Expander |
| Samsung            | Samsung Memory Expander              | 0xC001                               | Type 3          | CXL Core 1.1 | CXL 1.1       | 32GT/s    | x8       | EDSFF                      | MEM Expander |
| AMD                | AMD EPYC 9004 Series Processors*     | Genoa, Genoa-X, Bergamo, Storm Peak* | Type 3          | CXL Core 1.1 | CXL 1.1       | 32GT/s    | x16      | Other - Root Port (system) | IP           |

# Type 3 Device AIC Implementation




- Two DDR channels
- One 64GB DDR4 RDIMM per channel
- 128GB total memory


Photo courtesy of Microchip Technology

# Management & Performance

- Tools available today for use cases
  - NUMA nodes
  - Hot data
  - Interleaved
- Measured performance matches latency hierarchy prediction



| Memory Attachment Type         | Latency |
|--------------------------------|---------|
| Direct                         | ~100 ns |
| Single hop socket interconnect | ~150 ns |
| CXL™ direct                    | ~200 ns |





# Pooling and Sharing

Mark Orthodoxou

VP of Marketing, Rambus



# Agenda


- Pooling vs. Sharing
- Key Concepts
  - Multi Logical Device (MLD)
  - Multi Headed Device (MHD)
  - Dynamic Capacity Device (DCD)
- Sharing and Back-Invalidate

# Pooling vs. Sharing

# Pooling vs. Sharing

- Pooling: Flexibly assigned pool of media capacity provided by any combination of switches, MLDs, and/or MHDs
- Sharing: Concurrent (or non-exclusive) multi-host access to same data provided via DCD framework
  - Advertised as “Shareable” – host is unable to prevent FM from sharing media after use


## 2.0 – MLD and switch enabled pooling



# Why Pooling or Sharing?

- Pooling:
  - Provides more efficient utilization of memory resources at scale by allowing for dynamic allocation
  - Example use cases:
    - Dynamic allocation of memory resources when a hypervisor deploys a VM
    - Allocation of required memory at peak workload utilization
- Sharing:
  - Reduces aggregate memory requirements by providing multi-host access to the same data
  - Efficient data movement
  - Example use cases:
    - Clustered computing
    - Shared access to read-only kernel memory
    - VM migration
- Pooling & Sharing may exist together or separately

## CXL 2.0 – MLD and switch enabled pooling






# Pooling & Sharing Key Concepts



# Multi-Logical Device (MLD)

- Type 3 device with single CXL link
- Transactions across link carry 'LD-ID' to identify traffic to/from each host
- Requires a switch
  - Applies 'LD-ID' to traffic to device
  - Routes traffic from device to host based on 'LD-ID'




# Multi-Headed Device (MHD)

- Type 3 device with multiple host links (heads)
- Manages memory-to-LD allocation with differing head behavior
  - MH-SLD presents a 1-1 mapping of a single LD to each head
  - MH-MLD presents additional composability with up to 16 LDs mapped to each head



# Dynamic Capacity Device (DCD)

- Allows memory capacity to change dynamically without reprogramming HDM decoders
- DCD presents its maximum capacity to each host
  - HDM decoders programmed for entire DPA range
  - DCD command set used to discover the actual memory allocation
- Fabric Manager (FM) uses the DCD command set to query and configure the DCD
- The DPA is divided into 1-8 separate regions, and each region is subdivided by the DCD into fixed-size blocks






# Sharing and Back-Invalidate

# Back-Invalidate


- Provides cache coherent sharing of data
  - Host is notified to invalidate cache or write back modified data
- Allows multiple devices to work on same cacheline
  - Multi-host sharing for T3 devices
  - P2P UIO transactions from T1/T2 devices
- Simplifies sharing and exchange of data/control structures
  - Replaces data copies and doorbells/interrupts



# Summary



# Summary: Pooling vs. Sharing



# Memory Media Device Types


Kapil Sethi

Sr. Manager New Business Planning,  
Samsung



# New Memory Hierarchy

- CXL Type 3 devices in the *new* Memory Hierarchy




*nanoseconds*

- CXL Protocol is agnostic of the underlying memory technology
  - Opportunity for volatile and persistent memory behind CXL interface
  - Byte addressable, load-store transactions
- DRAM based CXL devices:
  - Memory Expansion
  - Memory Tiering/Pooling
- SSD based CXL devices:
  - Large Memory Space
  - Persistent Memory

# DRAM Based CXL Type 3 Devices


- CXL Memory Controller is bridge/interface between the host and CXL memory.
  - CXL/PCIe (serial) interface to the host
  - DDR (parallel) interface to the DRAM
  - RAS, Management etc. features of CXL device
- DDR5 based CXL devices
  - DDR5 - upto 6.4 Gbps per IO
  - X16/x8 CXL Link <-> 2/1 channel(s) of DDR5
- DDR4
  - DDR4 - upto 3.2 Gbps per IO
  - x8 CXL Link <-> 2 channels of DDR4
- Other DRAM Technologies – LPDDR, HBM, GDDR, Future DRAM ??
  - Capacity, performance and cost consideration



## Memory-Semantic SSD™

### 1) Tiered Memory

With .mem and DRAM Cache




- Large memory space, lower TCO for future workloads which require exponential data increase
- Large memory space expansion for latency tolerant workloads
- Small granularity data access enables performance with cache hits

## Memory-Semantic SSD™

### 2) Persistent Memory

With CXL GPF  
(Global Persistent Flush)  
and external battery



- Battery-backed DRAM with performance comparable to latest DRAM devices
- Persistency achieved with data dump to NAND flash
- Supports flush-on-fail with CXL 2.0 GPF (Global Persistent Flush) feature

# Q&A





Thank You

[www.ComputeExpressLink.org](http://www.ComputeExpressLink.org)