

Compute Express Link[™] (CXL [™]) Device Ecosystem and Usage Models

Flash Memory Summit 2023

Panelists



- Moderator: Kurtis Bowman, CXL Consortium MWG Co-Chair, and Director, Server System Performance at AMD
- Panelists:
 - Khurram Malik, Director of Product Marketing, CXL, Marvell
 - Timothy Pezarro, CXL Consortium member and Senior Product Manager, Microchip Technology
 - Mark Orthodoxou, VP of Marketing, Rambus
 - Kapil Sethi, Sr. Manager Product Planning, Samsung



CXL Overview

Khurram Malik

Director of Product Marketing, CXL, Marvell

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

······

Disclaimer




This presentation contains forward-looking statements within the meaning of U.S. federal securities laws that involve risks and uncertainties. Forwardlooking statements include, without limitation, any statement that may predict, forecast, indicate or imply future events or achievements. Actual events or results may differ materially from those contemplated in this presentation. Forwardlooking statements are only predictions and are subject to risks, uncertainties and assumptions that are difficult to predict, including those described in the "Risk Factors" section of Marvell's Annual Reports on Form 10-K, Quarterly Reports on Form 10-Q and other documents filed by Marvell from time to time with the SEC. Forward-looking statements speak only as of the date they are made. Readers are cautioned not to put undue reliance on forward-looking statements, and no person assumes any obligation to update or revise any such forward-looking statements, whether as a result of new information, future events or otherwise.

What is CXL and why now?

Standard protocol Memory semantics Cache coherent Low latency Merged GenZ, CCIX

CXL leverages PCI Express's ubiquity in the data center






PCIe5 for DRAM

PCIe 5 x8 ~32GB/s DDR5-4800 DIMM ~35GB/s



Why does this matter to hyperscalers






CPU core growth outpaces bandwidth


Maximizes utilization

Semiconductor Revenue Forecast by Device Type Through 2025



DRAM #1 spend

Enables SKU flexibility



E1.S (shown); E3.S supports more power & capacity


Pluggable, leverage and unify SSD FFs

DRAM key to unlocking TCO and perf for emerging workloads


How does CXL impact memory in servers



(What is CXL trying to fix)



- Limited performance and capacity
- Thermal / power constraints
- Not easily serviceable
- No telemetry, no acceleration
- Limited to memory supported by CPU




Supports greater range of memory types

CXL use cases




Memory expansion

- Scale performance and capacity
- Mix-and-match DRAM types
- Thermally optimized




Memory acceleration

- Coherent, efficient
- Accelerate analytics, ML, etc.
- Improves efficiency and TCO




Memory pooling

- Share memory across xPUs
- Improve utilization
- BW:cost optimized




Switch

- Low-latency fabric
- Supports optics
- Enables full composability




CXL vision: Optimal resource utilization





Comprehensive end-to-end CXL solutions





- Expanders
- Pooling
- Switch
- Accelerators
- Custom Compute
- DPUs / SmartNICs
- Electro-optics
- Re-timers
- SSD Controllers

CXL delivers a cutting-edge solution



Type-3 Devices

Timothy Pezarro


CXL Consortium Member

Senior Product Manager, Microchip Technology

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

·····

Type 3 Devices



Compute Express Link[™] and CXL[™] are trademarks of the Compute Express Link Consortium.

Express

Ecosystem Progress



- CXL[™] attached memory
- Specified by CXL 1.1
- CXL 1.1+ hosts
- Several memory controller semiconductors and memory modules are in prototype
- CXL test event
 - Integrator's list
 - https://www.computeexpresslink.org/integrators-list
- CXL test equipment

_	List Compute Ex	pres 🗙 🕂							—
← → C	Compute	expresslink.or	rg/integrators-	list			GQ	e 🛧 🕯	F 🗆 👰
HOME ABO	OUT CXL MEM	BERS CXL S	PECIFICATION	NEWS AND EVEN	ITS RESOUR	CES	C Search		
		Cor	npute xpress						
			×press Link ™						
Compute	e Express	s Link™:	The Bre	akthroug	gh CPU-	to-Devic	e Interd	connect	
			:						
Intor		re I	ICT						
	лац	лэг	-10L						
Integ	Jiaic	JS L	.131						
πιεί	Jiaic	л 5 L	.131						
Company	Product	Device	CXL	Feature	Spec	PHY	Max	Form	Function
				Feature Set ↑↓	Spec Revision ↑,		Max Lane ↑↓	Form Factor ↑↓	Function
Company	Product	Device	CXL Device ↑↓						
Company ↑↓	Product Name ↑↓ Micron Rev	Device ID ↑↓	CXL Device ↑↓ Type	Set ↑↓	Revision ↑↓ CXL 1.1	. Speed ↑↓	Lane ↑↓	Factor ↑↓	MEM
Company ↑↓ Micron	Product Name ↑↓ Micron Rev A Micron Rev	Device ID ↑↓ 6400	CXL Device ↑↓ Type 3	Set ↑↓ CXL Core 1.1	Revision ↑↓ CXL 1.1 CXL 1.1	Speed ↑↓ 32GT/s	Lane ↑↓ x8	Factor ↑↓ EDSFF	MEM Expander MEM
Company ↑↓ Micron Micron Montage	Product Name ↑↓ Micron Rev A Micron Rev B CXL Memory Expander Controller	Device ID ↑↓ 6400 6400	CXL Device ↑↓ Type 3 Type 3	Set ↑↓ CXL Core 1.1 CXL Core 1.1	Revision ↑↓ CXL 1.1 CXL 1.1	Speed ↑↓ 32GT/s 32GT/s	Lane ↑↓ x8 x8	Factor ↑↓ EDSFF EDSFF	MEM Expander MEM Expander MEM

Type 3 Device AIC Implementation






Photo courtesy of Microchip Technology

Management & Performance



- Tools available today for use cases
 - NUMA nodes
 - Hot data
 - Interleaved
- Measured performance matches latency hierarchy prediction

Memory Attachment Type	Latency
Direct	~100 ns
Single hop socket interconnect	~150 ns
CXL [™] direct	~200 ns

numa rode management software 🛛 🖈 🚯 🍳
mages Westown10 Videos Stocomo News Books Macs Rights Finance
About 1340.500 results (0.43 second)
Fubernetes In the second adverter output I
Utiliting the NUMA.avaran Mennoy Manager (and 1920) - Exhamine Menno Manager rathers the function of purnational neuropy (and hoppopul) allocator for polisies the Quarterised Close Class
People also ask i
What is NUMA software?
Does Windows 10 support NUMA?
What is NUMA node?
How to configure NUMA nodes?
The Last Start Active The Last Star
Moreout the induction of the Pooses and Theads
NULMA Support – Vinica2 apps May 23, 2021 – vise in report the profermance of systal applications by using the NEMA functions to splances schemaring and memory usage. First of all, you will
regal harmonication (case $102,102,$ biner 1 Soft-NUMA (SQL Server) to $11,2022$ — The SQL Server database engine partitions various internal discloses and

	~	LPU		10°	
Memory		DRAM CXL 1.1/1.0		10 ²	
Mer		CXL 2.0			
	E	Persistent Memory		10 ² –10 ³	
<u>a</u>	đ	Performance SSD		104	
Storage		Capacity SSD		10 ⁵	
	Ø	HDD		106	
			Latency	nanceeconds	

Compute Express Link[™] and CXL[™] are trademarks of the Compute Express Link Consortium.



Pooling and Sharing

Mark Orthodoxou VP of Marketing, Rambus *****************

Agenda



Pooling vs. Sharing

Key Concepts

- Multi Logical Device (MLD)
- Multi Headed Device (MHD)
- Dynamic Capacity Device (DCD)
- Sharing and Back-Invalidate



Pooling vs. Sharing


Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

Pooling vs. Sharing



- Pooling: Flexibly assigned pool of media capacity provided by any combination of switches, MLDs, and/or MHDs
- Sharing: Concurrent (or nonexclusive) multi-host access to same data provided via DCD framework
 - Advertised as "Shareable" host is unable to prevent FM from sharing media after use

2.0 – MLD and switch enabled pooling



Why Pooling or Sharing?




- Pooling:
 - Provides more efficient utilization of memory resources at scale by allowing for dynamic allocation
 - Example use cases:
 - Dynamic allocation of memory resources when a hypervisor deploys a VM
 - Allocation of required memory at peak workload utilization

• Sharing:

- Reduces aggregate memory requirements by providing multi-host access to the same data
- Efficient data movement
- Example use cases:
 - Clustered computing
 - Shared access to read-only kernel memory
 - VM migration
- Pooling & Sharing may exist together or separately

CXL 2.0 – MLD and switch enabled pooling





Pooling & Sharing Key Concepts


Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

22

Multi-Logical Device (MLD)

- Type 3 device with single CXL link
- Transactions across link carry 'LD-ID' to identify traffic to/from each host
- Requires a switch
 - Applies 'LD-ID' to traffic to device
 - Routes traffic from device to host based on 'LD-ID'






Multi-Headed Device (MHD)



- Type 3 device with multiple host links (heads)
- Manages memory-to-LD allocation with differing head behavior
 - MH-SLD presents a 1-1 mapping of a single LD to each head
 - MH-MLD presents additional composability with up to 16 LDs mapped to each head



Dynamic Capacity Device (DCD)



- DCD presents its maximum capacity to each host
 - HDM decoders programmed for entire DPA range
 - DCD command set used to discover the actual memory allocation
- Fabric Manager (FM) uses the DCD command set to query and configure the DCD
- The DPA is divided into 1-8 separate regions, and each region is subdivided by the DCD into fixedsize blocks

HDM decoder n		Region 0 Capacity = 2TB Block Size = 256MB (215 = 8K@256MB)					
/emory Base High/Low		Blk 0 (256MB)	k a				
Memory Size High/Low	1	Blk 1 (256MB)		Dyna	mic Capac	ity Device Ext	entList
	2	Blk 2 (256MB)	1		all the states		9944 P.
16/1W	3	Blk 3 (256MB)	~ ~	TAG	ATTR85	START DPA	LENGTH
		Blk 4 (256MB)	-	X		0 768MB	512MB
HDM decoder n+1		Blk 5 (256MB)		z	-	1536MB	512M8 512M8
HDM decoder		Blk 6 (256MB)		A		218	4MB
		Blk 7 (256MB)	- 1	8		278 + 6M8	2448
		(256MB) (256MB) Bk 8191 (256MB)	3 //				
		Region 1 Capacity = 256MB Block Size = 2MB (256MB = 138(92MB)					
		Blk 0 (2MB)	VII				
			11				
			11				
		Blk 1 (2MB)	-1/				
		Bik 1 (2MB) Bik 2 (2MB)	1				
		Blk 1 (2MB)	/				
		Blk 1 (2MB) 0lk 2 (2M0) Blk 3 (2MB)					

Compute




Sharing and Back-Invalidate

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

Back-Invalidate

- Provides cache coherent sharing of data
 - Host is notified to invalidate cache or write back modified data
- Allows multiple devices to work on same cacheline
 - Multi-host sharing for T3 devices
 - P2P UIO transactions from T1/T2 devices
- Simplifies sharing and exchange of data/control structures
 - Replaces data copies and doorbells/interrupts








Summary

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.

······

A CONTRACTOR OF THE OWNER

Summary: Pooling vs. Sharing



Compute Express Link™



Memory Media Device Types


Kapil Sethi

Sr. Manager New Business Planning, Samsung All and a second second second

New Memory Hierarchy



CXL Type 3 devices in the new Memory Hierarchy




- CXL Protocol is agnostic of the underlying memory technology
 - Opportunity for volatile and persistent memory behind CXL interface
 - Byte addressable, load-store transactions
- DRAM based CXL devices:
 - Memory Expansion
 - Memory Tiering/Pooling
- SSD based CXL devices:
 - Large Memory Space
 - Persistent Memory

Compute Express Link[™] and CXL[™] are trademarks of the Compute Express Link Consortium.

DRAM Based CXL Type 3 Devices




- CXL Memory Controller is <u>bridge/interface</u> between the host and CXL memory.
 - CXL/PCIe (serial) interface to the host
 - DDR (parallel) interface to the DRAM
 - RAS, Management etc. features of CXL device
- DDR5 based CXL devices
 - DDR5 upto 6.4 Gbps per IO
 - X16/x8 CXL Link <-> 2/1 channel(s) of DDR5
- DDR4
 - DDR4 upto 3.2 Gbps per IO
 - x8 CXL Link <-> 2 channels of DDR4
- Other DRAM Technologies LPDDR, HBM, GDDR, Future DRAM ??
 - Capacity, performance and cost consideration



SSD Based CXL Type 3 Devices



Memory-Semantic SSD™




- Large memory space, lower TCO for future workloads which require exponential data increase
- Large memory space expansion for latency tolerent workloads
- Small granularity data access enables performance with cache hits

SSD Based CXL Type 3 Devices



Memory-Semantic SSD[™]



- Battery-backed DRAM with performance comparable to latest DRAM devices
- Persistency achieved with data dump to NAND flash
- Supports flush-on-fail with CXL
 2.0 GPF (Global Persistent
 Flush) feature





Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.



Thank You

www.ComputeExpressLink.org