Compute Express Link<sup>TM</sup> (CXL<sup>TM</sup>) Errata for the Compute Express Link Specification Revision 2.0 May 2021 >

Compute

Express ∖ Link™

#### LEGAL NOTICE FOR THIS PUBLICLY-AVAILABLE SPECIFICATION FROM COMPUTE EXPRESS LINK CONSORTIUM, INC.

### © 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED.

This CXL **Specification** (this "<u>CXL Specification</u>" or this "**document**") is owned by and is proprietary to Compute Express Link Consortium, Inc., a Delaware nonprofit corporation (sometimes referred to as "<u>CXL</u>" or the "<u>CXL Consortium</u>" or the "**Company**") and/or its successors and assigns.

### NOTICE TO USERS WHO ARE MEMBERS OF THE CXL CONSORTIUM:

If you are a Member of the CXL Consortium (sometimes referred to as a "<u>CXL Member</u>"), and even if you have received this publicly-available version of this CXL Specification after agreeing to CXL Consortium's Evaluation Copy Agreement (a copy of which is available <u>https://www.computeexpresslink.org/download-the-specification</u>, each such CXL Member must also be in compliance with all of the following CXL Consortium documents, policies and/or procedures (collectively, the "<u>CXL Governing Documents</u>") in order for such CXL Member's use and/or implementation of this CXL Specification to receive and enjoy all of the rights, benefits, privileges and protections of CXL Consortium membership: (i) CXL Consortium's Intellectual Property Policy; (ii) CXL Consortium's Bylaws; (iii) any and all other CXL Consortium policies and procedures; and (iv) the CXL Member's Participation Agreement.

### NOTICE TO NON-MEMBERS OF THE CXL CONSORTIUM:

If you are **not** a CXL Member and have received this publicly-available version of this CXL Specification, your use of this document is subject to your compliance with, and is limited by, all of the terms and conditions of the CXL Consortium's Evaluation Copy Agreement (a copy of which is available at <a href="https://www.computeexpresslink.org/download-the-specification">https://www.computeexpresslink.org/download-the-specification</a>).

In addition to the restrictions set forth in the CXL Consortium's Evaluation Copy Agreement, any references or citations to this document must acknowledge the Compute Express Link Consortium, Inc.'s sole and exclusive copyright ownership of this CXL Specification. The proper copyright citation or reference is as follows: "© 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED." When making any such citation or reference to this document you are not permitted to revise, alter, modify, make any derivatives of, or otherwise amend the referenced portion of this document in any way without the prior express written permission of the Compute Express Link Consortium, Inc.

Except for the limited rights explicitly given to a non-CXL Member pursuant to the explicit provisions of the CXL Consortium's Evaluation Copy Agreement which governs the publicly-available version of this CXL Specification, nothing contained in this CXL Specification shall be deemed as granting (either expressly or impliedly) to any party that is <u>not</u> a CXL Member: (ii) any kind of license to implement or use this CXL Specification or any portion or content described or contained therein, or any kind of license in or to any other intellectual property owned or controlled by the CXL Consortium, including without limitation any trademarks of the CXL Consortium.; or (ii) any benefits and/or rights as a CXL Member under any CXL Governing Documents.

### LEGAL DISCLAIMERS FOR ALL PARTIES:

THIS DOCUMENT AND ALL SPECIFICATIONS AND/OR OTHER CONTENT PROVIDED HEREIN IS PROVIDED ON AN "AS IS" BASIS. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, COMPUTE EXPRESS LINK CONSORTIUM, INC. (ALONG WITH THE CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED, STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY, AND/OR NON-INFRINGEMENT. In the august this CYL Specification makes any references (including without limitation any incomparation by reference) to constant and dedited without limitation any incomparation by reference) to constant and dedited without limitation any incomparation by reference).

In the event this CXL Specification makes any references (including without limitation any incorporation by reference) to another standard's setting organization's or any other party's ("<u>Third Party</u>") content or work, including without limitation any specifications or standards of any such Third Party ("<u>Third Party Specification</u>"), you are hereby notified that your use or implementation of any Third Party Specification: (i) is not governed by any of the CXL Governing Documents; (ii) may require your use of a Third Party's patents, copyrights or other intellectual property rights, which in turn may require you to independently obtain a license or other consent from that Third Party in order to have full rights to implement or use that Third Party Specification; and/or (iii) may be governed by the intellectual property policy or other policies or procedures of the Third Party which owns the Third Party Specification. Any trademarks or service marks of any Third Party which may be referenced in this CXL Specification is owned by the respective owner of such marks.

### NOTICE TO ALL PARTIES REGARDING THE PCI-SIG UNIQUE VALUE PROVIDED IN THIS CXL SPECIFICATION:

NOTICE TO USERS: THE UNIQUE VALUE THAT IS PROVIDED IN THIS CXL SPECIFICATION IS FOR USE IN VENDOR DEFINED MESSAGE FIELDS, DESIGNATED VENDOR SPECIFIC EXTENDED CAPABILITIES, AND ALTERNATE PROTOCOL NEGOTIATION ONLY AND MAY NOT BE USED IN ANY OTHER MANNER, AND A USER OF THE UNIQUE VALUE MAY NOT USE THE UNIQUE VALUE IN A MANNER THAT (A) ALTERS, MODIFIES, HARMS OR DAMAGES THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF, OR (B) COULD OR WOULD REASONABLY BE DETERMINED TO ALTER, MODIFY, HARM OR DAMAGE THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF (FOR PURPOSES OF THIS NOTICE, "<u>PCI-SIG ECOSYSTEM</u>" MEANS THE PCI-SIG SPECIFICATIONS, MEMBERS OF PCI-SIG AND THEIR ASSOCIATED PRODUCTS AND SERVICES THAT INCORPORATE ALL OR A PORTION OF A PCI-SIG SPECIFICATION AND EXTENDS TO THOSE PRODUCTS AND SERVICES INTERFACING WITH PCI-SIG MEMBER PRODUCTS AND SERVICES).

## Contents

F1	ARB/MUX State Transition Table 6
F2	PCIe Capable/Enable Description in Table 687
F3	Making Hot-plug support optional for Downstream Ports
F4	Chapter 8 Miscellaneous errata 8
F5	Chapter 9 Miscellaneous errata28
F6	Secure MEM tests
F7	Compliance DVSEC length incorrect
F8	Flag Bit in Algorithm 2 not documented34
F9	Completion Timeout Injection missing pass criteria
F10	Removal of text in 14.11.535
F11	Compliance DOE referencing incorrect table
F12	Compliance Algorithm Security
F13	Update to 14.8.5 to remove secondary verify statement
F14	Removal of Reference to CXL_ERROR_DOE_MAILBOX
F15	Incorrect CXL Capability Version
F16	Updates to Memory Mapped Register Test40
F17	Update to DVSEC CXL Lock test pass criteria40
F18	Incorrect Pass criteria in 14.15.1 Sticky Register Tests
F19	Compliance Capability Return Value41
F20	LinkError clarification41
F21	PM Retry and Abort clarifications42
F22	PM Entry Phase 3 clarification44
F23	Modifications to the CRC Error Injection within compliance44
F24	Querying Critical Component Information and Status45
F25	Support for Components with Limited Buffering Capability50
F26	Incorrect Table Links
F27	FM API Event Notifications56
F28	CEDT CFMWS & QTG DSM ECN Errata62
F29	Appendix B, Type-2 Memory Request Table62
F30	Incorrect passing criteria in CXL Capability Header test63
F31	Update Reference to CDAT Specification63
F32	Eliminate the term "Host Space"64
F33	Chapter 11, Figure 177 and Figure 17966

Errata for the Compute Express Link Specification Rev 2.0

Copy C ati E S U

# Revision History

Revision	Description	Date
1.0	First Release: Errata F1-F33	May 5, 2021
0		
CO		
nati		
T Z J		

\_\_\_\_\_

# F1 ARB/MUX State Transition Table

*In section 5.1, Table 60, make the following changes to delete the Active->Reset transition and add the Retrain to Reset transition:* 

## Table 60. ARB/MUX State Transition Table

Current vLSM State	Next State	Upstream Port Trigger Condition	Downstream Port Trigger Condition
Active	L1.x	Upon receiving a Request to enter L1.x from Link Layer, the ARB/MUX must initiate a Request ALMP{L1.x} and receive a Status ALMP{L1.x} from the remote vLSM	Upon receiving a Request to enter L1.x from Link Layer and receiving a Request ALMP{L1.x} from the Remote vLSM, the ARB/MUX must send Status ALMP{L1.x} to the remote vLSM
	L2	Upon receiving a Request to enter L2 from Link Layer the ARB/MUX must initiate a Request ALMP{L2} and receive a Status ALMP{L2} from the remote vLSM	Upon receiving a Request to enter L2 from Link Layer and receiving a Request ALMP{L2} from the Remote vLSM the ARB/MUX must send Status ALMP{L2} to the remote vLSM
	Reset	Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit resolves to Reset. (see Section 5.1.2.3)	N/A
L1	Retrain	Upon receiving an ALMP Active request from remote ARB/MUX	Upon receiving an ALMP Active request from remote ARB/MUX
Active	Retrain	Any of the following conditions are met: 1) Physical Layer LTSSM enters Recovery.	Physical Layer LTSSM enters Recovery.

		2) Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit resolves to Retrain. (see Section 5.1.2.3)	
Retrain	Active	Link Layer is requesting Active and any of the following conditions are met:	Link Layer is requesting Active and any of the following conditions are met:
Ö		1) Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit resolves to Active.	1) Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit resolves to Active.
		2) Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit does not resolve to Active. Entry to Active ALMP exchange protocol is complete. (See Section 5.1.2.2.)	2) Physical Layer transitions from Recovery to L0 and State Status ALMP synchronization for Recovery exit does not resolve to Active. Entry to Active ALMP exchange protocol is complete. (See Section 5.1.2.2.)
ţi		3) Physical Layer has been in L0. Entry to Active ALMP exchange protocol is complete. (See Section 5.1.2.2.)	3) Physical Layer has been in L0. Entry to Active ALMP exchange protocol is complete. (See Section 5.1.2.2)
Retrain	<u>Reset</u>	Physical Layer transitions to L0 and State Status ALMP synchronization for Recovery exit resolves to Reset. (see Section 5.1.2.3)	<u>N/A</u>

# PCIe Capable/Enable Description in Table 68

In section 6.3.1.1, Table 68, make the following changes:

 $\mathbf{O}$ 

F2

### Table 68. Additional Information on Symbols 12-14 of Modified TS1/TS2 Ordered Sets


		Bit Field in S	Symbols 12-14	Description
PC	) Ie capable	e/enable		The Downstream Port and Upstream Port advertise their capability in Phase 1-as set in the Flex Bus Port Control register in Section 8.2.1.3.2. The Downstream Port communicates the results of the negotiation in Phase 2. <sup>1</sup>
F3	Ма	king Ho	t-plug support o	ptional for Downstream Ports
In s	ection 9.	9, make the	following changes:	
Ren Ren	<del>10ve.<u> CXI</u> -Remove</del>	<u>2.0 Root Po</u> All CXL 2.0 2.0 Device	orts and CXL Downstream S Ports shall be designed to	tes shall support Hot-Add and managed Hot- Switch Ports may support Hot-Add and managed avoid electrical damage upon surprise Hot- bable of being Hot-plugged, subject to the Form
<b>C</b> F4	Ch	apter 8	Miscellaneous er	rata
	ection 8. ignment:	1.2, make tł	ne following addition to the	footnote below Table 125. CXL DOE Type
Typ (See	e is not in ction 14.	mplemented 16.1). <u>PCIe l</u>	by a device, it shall impler	ommended for CXL 2.0 devices. If Compliance DOE nent PCIe DVSEC for Test Capability s not required for CXL 2.0 devices running in CXL
<b>The second seco</b>	ection 8.	1.3.3, make	the following change:	
	Bit	Attributes	Description	
	13:0	Revds.	Reserved.	
ш	14	RW1CS		ndicates that the CXL device <del>has</del> had cion <mark>entered Viral</mark> . <del>Viral.</del> This bit does not

			indicate that the device is currently in Viral condition. See Section 12.4, "CXL Viral Handling" for more details.
	15	RsvdZ	Reserved.
$\mathbf{O}$	)		
0	In section 8	3.1.4.1, make	e the following change:
$\bigcirc$	Bit	Attributes	Description
			Non CXL Function: Each bit represents a non-virtual function number implemented by the device on the same bus as the function that carries PCIe DVSEC for CXL Device.
	21.0	HwInit	When a bit is set, the corresponding Device/Function number or Function number (ARI device) is not capable of participating in CXL.Cache or CXL.Mem protocol. Bits corresponding to Non-existent Device/Function or Function numbers shall always return 0.
	31:0		If the device does not support ARI, bit $x$ in this register maps to Device $x$ , Function 0.
			If the device supports ARI, bit $x$ in this register maps to Function $x$ .
<u>H</u>			Bit 0 of this register shall always be set to $0.1$ since PCIe DVSEC for CXL Device declares whether Device 0, Function 0 participates in CXL.Cache and CXL.Mem protocol.
	In section a	3.1.9, remove	e blue formatting from this sentence:
			ontains one or more Register Block entries. Figure 131 illustrates a DVSEC er Block Entries.
	1		
	In section &	8.1.9.1, make	e the following changes:
	Bit	Attributes	Description

	2:0	HWInit	 The Registers block must be wholly contained within the specified BAR. For a 64-bit Base Address Register, the Register BIR indicates the lower DWORD.
	7:3	RsvdP	Reserved.
	15:8	HwInit	<ul> <li>Register Block Identifier - Identifies the type of CXL registers.</li> <li>Defined encodings are: <ul> <li>00h Indicates the register block entry is empty and the Register BIR, Register Block Offset Low and Register Block Offset High fields are invalid.</li> <li>01h Component Registers. The format of the Component Register block is defined in Section 8.2.4.</li> <li>02h BAR Virtualization ACL Registers. The format of the BAR Virtualization ACL Register Block Component Register block is defined in Section 8.2.7.</li> <li>03h CXL Memory Device Registers. The format of the CXL Memory Device Register block is defined in Section 8.2.8.</li> </ul> </li> <li>All other Reserved.</li> </ul>
0	31:16	HwInit	Register Block Offset Low - A[31:16] of byte offset from the starting address of the Function's BAR associated with the Register BIR field address contained by one of the Function's Base Address Registers to point to the base of the Register Block. Register Block Offset is 64K aligned. Hence A[15:0] is zero.
л			

In section 8.1.9.2, make the following changes:

Ins	section &	з.1.9. <i>2, таке</i>	the following changes:
$\mathbf{D}$	Bit	Attributes	Description
	31:0	HwInit	Register Block Offset High - A[63:32] of byte offset from the starting address of the Function's BAR associated with the Register BIR fieldaddress contained by one of the Function's Base Address Registers to point to the base of the Register Block.
Ins	section &	3.1.11.1, mak	e the following change:



	Data Object Byte Location	Length	Description
0	0Ah	2	EntryHandle - Handle value associated with the entry being requested. EntryHandle=0 represents the very first entry in the table. For Table Type = 0, EntryHandle = 0 specifies that the request is for the CDAT table header and EntryHandle=1-N indicates the request is for the CDAT Structure[EntryHandle - 1].

In section 8.2.5, make the following change:

Table 142 CXL\_Capability\_ID Assignment

	Capability	ID	Highest version	Mandatory <sup>1</sup>	Not Permitted	Optional
Ο						
	CXL Extended Security Capability (Section 8.2.5.13)	6	1	R	All others	
σ						

1 P- PCI Express device, D1 - CXL 1.1 Device, D2 - CXL 2.0 Device, LD - Logical Device, FMLD - Fabric Manager owned LD 0xFFFF, UP1 - CXL 1.1 Upstream Port RCRB, DP1 - CXL 1.1 Downstream Port RCRB, R - CXL 2.0 Root Port (includes CXL Host Bridge registers), USP - CXL Switch Upstream Port, DSP - CXL Switch Downstream Port

May 5, 2021

Е А Ш

	Bit Location	Attributes	Description
6			
	19:16	RO	CXL_Capability_Version: This defines the version number of the CXL_Capability structure present. For this <u>and</u> the prior version of the specification, this field must be 0x1.

In section 8.2.5.9.6, make the following change:

<u>Header Log Registers are accessed as series of 32 bit wide individual registers even though it is</u> represented as a single 512 bit long entity for convenience. In accordance with the section 8.2.2, each individual register shall be accessed as an aligned 4 Byte quantity.

	Bit Location	Attributes	Description
tio	511:0	RO	Header Log: The information logged here depends on the type of Uncorrectable Error Status bit recorded as described in Section 8.2.5.9.1. If multiple errors are logged in Uncorrectable Error Status register, First_Error_Pointer field in Error Capabilities and Control Register identifies the error that this log corresponds to.

In section 8.2.5.12, make the following change:

CXL HDM Decoder Capability Structure enables interleaving of HDM across CXL.mem-capable devices.

A CXL Host Bridge is identified as an ACPI device with <u>HardwareHost Interface</u> ID (HID) of "ACPI0016" and is associated with one or more CXL Root ports. Any CXL 2.0 Host Bridge that is associated with more than one CXL Root Port must contain one instance of this capability structure in the CHBCR. This capability structure resolves the target CXL Root Ports for a given memory address.

In sections 8.2.5.12.7 and 8.2.5.12.15, make the following change:

Bit Location Attributes Description

VOD	12	RWL <u>/ RO</u>	<ul> <li>This bit is RWL for CXL Hosts and Upstream Switch Ports. This bit is RO for a CXL.mem device and it may return the value of 0 or 1.</li> <li>Target Device Type</li> <li>0: Target is a CXL Type 2 Device</li> <li>1: Target is a CXL Type 3 Device</li> <li>The locking behavior is described in Section 8.2.5.12.21.</li> <li>Default value of this field is 0.</li> </ul>
$\bigcirc$			

Update section 8.2.5.14.3 as follows

	Bit Location	Attributes	Description	
	3:0	RW1CS	Rx IDE Status:	
			0: Reserved	
			1: Active Containment Mode	
			2: Active Skid Mode	
			4: Fail-Insecure State Error	
			All other reserved	
	7:4		Tx IDE Status:	
			0: Reserved	
			1: Active Containment Mode	
			2: Active Skid Mode	
			4: Fail-Insecure State Error	
			All other reserved	
V				

	<i>Update section 8.2.5.14.4 as follows</i>							
ш	Bit Location	Attributes	Description					
	3:0		Rx Error Status:					

	Describes the error condition that transitioned the link to-Fail Insecure Mode-State  0b0010: MAC Header or Truncated MAC received when the link is not in secure mode (when integrity is not enabled and the receiver detects
	0b0011: MAC header received when not expected (No MAC <u>EPCOHEPOCH</u> running but the receiver detects a MAC header) 0b0100: MAC Header not received when expected (MAC header not received within 6 flit after MAC <u>EPCOHEPOCH</u> has terminated) 0b0101: Truncated MAC flit received when not expected (if the receiver gets truncated MAC flit corresponding to a completed MAC <u>EPCOHEPOCH</u> ) MAC header) 

In section 8.2.8, make the following changes:

CXL device registers are mapped in memory space allocated via a standard PCIe BAR. <u>The entry in the</u> Register Locator DVSEC structure (Section 8.1.9) <u>with Register Identifier = 03h (CXL Device Registers</u> <u>Section 8.2.8)</u> describes the BAR number and the offset within the BAR where these registers are mapped. The PCIe BAR shall be marked as prefetchable in the PCI header. At the beginning of the CXL device register block is a CXL Device Capabilities Array Register which defines the size of the CXL Device Capabilities Array followed by a list of CXL Device Capability headers. Each header contains an offset to the capability specific register structure from the start of the CXL device register block.

No registers defined in 8.2.8 are larger than 64-bits wide so that is the maximum access size allowed for these registers. If this rule is not followed, the behavior is undefined. To illustrate how the fields fit together, the layouts in section 8.2.8.1, section 8.2.8.2, and Figure 139. Mailbox Registers are shown as greater than 128-bit register. Implementations are expected to use any size accesses for this information up to 64-bits without loss of functionality – the information is designed to be accessed in chunks, each no greater than 64-bits.

Figure 138. CXL Memory Device Registers

IN	section	8.2.8.1,	таке	the	rollowing	cnanges:	

Bits	Attributes	Description
<u>27:24</u>	<u>RO</u>	<u>Type: Identifies the type-specific capabilities in the CXL Device</u> <u>Capabilities Array.</u>

>			<ul> <li>Oh = No type-specific capabilities or type is inferred from the PCI class code.</li> <li>1h = Memory Device Capabilities (Section 8.2.8.5).</li> <li>Other values reserved.</li> </ul>
	31:2 <u>8</u> 4	RO	Reserved
0	<u>127:48</u>	<u>RO</u>	Reserved

*In section 8.2.8.2.1, make the following change:* 

CXL device capability register structures are identified by a 2-byte identifier as specified in the table below.

- Capability identifiers 0000h-3FFFh describe generic CXL device capabilities as specified in the table below.
- Capability identifiers 4000h-7FFFh describe <u>type</u>-specific capabilities associated with the <u>type</u> specified in the CXL Device Capabilities Array Register (Section 8.2.8.1)-Class Code register in the PCI Header (Offset 09h).
- Capability identifiers 8000h-FFFFh describe vendor specific capabilities.

Capability identifiers 0000h-3FFFh that are not specified in this table are reserved.

	Capability ID	Description	Required*	Version
U				

\*M = mandatory for all devices that  $\frac{\text{advertises}}{\text{advertises}}$  implement the CXL Device Register entry (Register Block Identifier=03h) in the Register Locator DVSEC (Section 8.1.9); O = Optional.

In section 8.2.8.4, make the following changes:


In case of a timeout, the caller may attempt to recover the device by either issuing CXL <u>or</u> <u>Conventional</u> reset<del>, hot reset, warm reset or a cold reset</del> to the device.

When a command is successfully started as a background operation, the device shall return the Background Command Started return code defined in Section 8.2.8.4.5.1. While the command is executing in the background, the device should update the percentage complete in the Background Command Status Register at least once per second. Once the command completes in the background, the device shall update the Background Command Status Register with the appropriate return code as defined in Section 8.2.8.4.5.1. The caller may then retrieve the results of the background operation by issuing a new command from the Background Command Status Register.

The mailbox registers are described below.

...

Bits	Attributes	Description	I				
<u>18:11</u>	<u>RsvdP</u>	<u>Reserved</u>					
22:19	<u>RO</u>	• <u>0h</u> <u>coc</u> • <u>1h</u>	<ul> <li>Type: Identifies the type-specific commands supported by the mailbox.</li> <li>Oh = No type-specific commands or type is inferred from the PCI class code.</li> <li><u>1h = Memory Device Commands (Section 8.2.9.5).</u></li> <li>Other values reserved.</li> </ul>				
31: <u>23</u> 11	RsvdP	Reserved					
In section  Bits	n 8.2.8.4.5, r	make the foll Attributes	owing change: Description				
	n 8.2.8.4.5, r						
 Bits	n 8.2.8.4.5, r						
 Bits 	n 8.2.8.4.5, r	Attributes	Description         Payload Length: The size of the data in the command payload registers (0-Payload Size specified in the Mailbox Capabilities Register). Expressed in bytes. Written by the caller to provide the command input payload size to the device prior to setting the doorbell. Written by the device to provide the command				
 Bits  36:16	n 8.2.8.4.5, r	Attributes	Description         Payload Length: The size of the data in the command payload registers (0-Payload Size specified in the Mailbox Capabilities Register). Expressed in bytes. Written by the caller to provide the command input payload size to the device prior to setting the doorbell. Written by the device to provide the command				
 Bits  36:16		Attributes	Description         Payload Length: The size of the data in the command payload registers (0-Payload Size specified in the Mailbox Capabilities Register). Expressed in bytes. Written by the caller to provide the command input payload size to the device prior to setting the doorbell. Written by the device to provide the command				
Bits  36:16  In section		Attributes RW	Description         Payload Length: The size of the data in the command payload registers (0-Payload Size specified in the Mailbox Capabilities Register). Expressed in bytes. Written by the caller to provide the command input payload size to the device prior to setting the doorbell. Written by the device to provide the command output payload size to the caller when the doorbell is cleared.         pollowing changes:				



	5 RO	<ul> <li>Reset Needed: When non-zero, indicates the least impactful reset type needed to return the device to the operational state. A cold reset is considered more impactful than a warm reset. A warm reset is considered more impactful that a hot reset, which is more impactful than a CXL reset. This field returns non-zero value if FW Halt is set, or Media Status is not in the ready state in the Error or Disabled state, or the Mailbox Interfaces Ready does not become set.</li> <li>000b =Device is operational, and no reset is required</li> <li>001b = Cold Reset</li> <li>011b = Hot Reset</li> <li>100b = CXL Reset (Device must not report this value if it does not support CXL Reset)</li> </ul>
Thr	<i>roughout Chapter</i> Invalid <del>Parar</del>	8, make the following substitution: neterInput

In section 8.2.9, make the following changes:

CXL device commands are identified by a 2-byte Opcode as specified in the table below.

- Opcodes 0000h-3FFFh describe generic CXL device cmmands as specified in the table below.
- Opcodes 4000h-BFFFh describe Class Code specific commandstype-specific commands associated with the type specified in the Mailbox Capabilities Register (8.2.8.4.3).
- Opcodes C000h-FFFFh describe vendor specific commands.

Opcodes 0000h-3FFFh that are not specified in this table are reserved.

Opcodes also provide an implicit ... by adding backward-compatible changes.


Opcodes 0000h-3FFFh that are not specified in this table are reserved.

#### Table 152. CXL Device Command Opcodes




\*M = mandatory for all devices that implement a Register Locator entry with Register Block Identifier =03hthe CXL Device Register entry (Identifier=03h) in the Register Locator DVSEC (Section 8.1.9); O = Optional.

...



	A <del>device impler</del>	<del>nent a Reg</del>	ister DVSEC Locator entry with Register Block Identifier=03h-CXL memory
	device that imp	lements th	e PCI Header Class Code defined in Section 8.1.12.1 or advertises Memory
	Memory Module	e Event Red	in the Mailbox Capabilities Register (Section 8.2.8.4.3) shall utilize the cord format when reporting general device events and shall utilize either the ord or DRAM Event Record when reporting media events.
$\mathbf{O}$			
0	In section 8.2.9	9.1.2, add i	the following:
	Possible Comma	and Return	Codes:
	•		
	<ul> <li>Invalid</li> <li>Media D</li> </ul>	Payload Le	ength
	• <u>Busy</u>	<u>Jibubicu</u>	
	In section 8.2.9	9.1.3, make	e the following changes:
			lowed, the host may clear all the device's stored event logs for the and of explicitly clearing each event with the unique handle. Events shall be
	<u>cleared in temp</u>	oral order.	The device shall verify the event record handles specified in the input
			rder. If the device detects an older event record that will not be cleared is is executed, the device shall return the Invalid Handle return code and shall
			Fied event records.
	Possible Comm	and Return	Codes:
	•		
_		Payload Le	ength
	<ul> <li><u>Media E</u></li> <li><u>Busy</u></li> </ul>	Disabled	
	• <u>Dusy</u>		
	Table 160. Clea	ar Event Re	ecords Input Payload
	,		
	Byte Offset	Length	Description
_			
			Clear Event Flags: If 0, the device shall clear the events records specified
	1	1	in the Event Record Handles list.
		1	• Bit[0]: Clear All Events: When set, the device shall clear all events that it currently has stored internally for the requested



Possible Command Return Codes:

• FW Authentication Verification Failed

*In section 8.2.9.3.1, make the following changes:* 

Table 166.	Get Timestamp Output Payload	
10010 100.		

Byte Offset	Length	Description
0	8	Timestamp: The <u>current device timestamp which represents the value set</u> <u>with the Set Timestamp command plus the</u> number of <del>unsigned</del> nanoseconds that have elapsed since <del>midnight, 01-Jan-1970, UTC-the</del> <u>timestamp was set</u> .

### In section 8.2.9.3.2, make the following change:

Set the timestamp on the device. It is recommended that the host set the timestamp after every hot reset, every warm reset, every cold reset, and every function level <u>Conventional or CXL</u> reset. Otherwise, the timestamp may be inaccurate.

In section 8.2.9.4.1, add the following:

Table 169. Get Supported Logs Supported Log Entry

Byte Offset	Length	Description
10h	4	Log Size: The <u>maximum</u> number of bytes of log data available to retrieve for the log identifier.

In section 8.2.9.4.2, add the following:

Possible Command Return Codes:

Invalid Payload Length

- Invalid Log
- Media Disabled
- <u>Busy</u>

In section 8.2.9.5, make the following changes:

CXL memory device commands are identified by a 2-byte Opcode as specified in the table below. Opcodes 4000h-BFFFh describe CXL memory device specific commands.

Opcodes 4000-BFFFh that are not specified in this table are reserved.

This section describes the commands specific to CXL memory devices that implement the PCI Header Class Code defined in Section 8.1.12.1 or advertise Memory Device Command support in the Mailbox Capabilities Register (Section 8.2.8.4.3).

Opcodes also provide an implicit ... by adding backward-compatible changes.

Opcodes 4000-BFFFh that are not specified in this table are reserved.

#### Table 174. CXL Memory Device Command Opcodes

	Opcode	2			Input	Output			
$\bigcirc$	Command Set Bits[15:8]				Combined Opcode	Required Option	Optional		Payload Size (B)
<b>D</b>	41h	Capacity Config and Label Storage	01h	Set Partition Info (Section 8.2.9.5.2.2)	4101h	0		<del>0Ah<u>9</u></del>	0

\*M = mandatory for all <u>CXL memory</u> devices-that implement a Register DVSEC Locator entry with Register Block Identifier=03h; PM = mandatory for <u>CXL memory</u> devices that support persistence-and implement a Register DVSEC Locator entry with Register Block Identifier=03h; O = Optional.

*In section 8.2.9.5.1.1, make the following change:* 

Table 175. Identify Memory Device Output Payload

Byte Offset Length Description


38h	4	LSA Size: The size of the Label Storage Area. Expressed in bytes. <u>The</u> minimum LSA size is defined in Section 9.13.2.					
G 41h	1	<ul> <li>Poison Handling Capabilities: The device's poison handling capabilities.</li> <li>Bit[0]: Injects Persistent Poison – When set and the device supports poison injection, any poison injected in nonvolatile DPA address shall remain persistent across all types of device resets. When clear and the device supports poison injection, hot reset, warm reset, <u>Conventional or CXL reset-or cold reset</u> shall clear the injected poison automatically.</li> <li></li> </ul>					
Set the Partition This com Memory <u>specified</u> Memory	In section 8.2.9.5.2.2, make the following changes: Set the partitioning between volatile capacity and persistent capacity for the partitionable capacity. Partitionable capacity is equal to (Total Capacity - Volatile Only Capacity - Persistent Only Capacity). This command shall fail with an Unsupported error if there is no partitionable capacity (i.e. Identify Memory Device reports Partition Alignment as zero). The device shall return Invalid Input if the specified capacity is not aligned to the partition alignment requirement reported in the Identify Memory Device command. Using this command to change the size of the persistent capacity shall result in the loss of data stored.						
•	 Invalid Payloa Invalid Securi Media Disable	ty State					

- Media Disabled <u>Busy</u> •

Table 177.	Set Partition	Info	Input	Pavload

σ	Byte Offset	Length	Description
> 	0	8	Volatile Capacity: The amount of partitionable capacity that shall be allocated to volatile capacity, in multiples inof 256 MB <u>aligned to the partition alignment</u> requirement reported in the Identify Memory Device command. The remainder of the partitionable capacity shall be allocated to persistent capacity.

	caction 8.2 (	9.5.2.3, make the follov							
	The format o	of the LSA is specified in	n Section 9.1 $34.2$ . The size of the Label Storage Area is						
	retrieved from the Identify Memory Device command. Possible Command Return Codes:								
	•								
0		<del>Security State</del> Payload Length							
()									
		9.5.2.4, make the follov							
			is specified in Section 9.14 <u>3</u> .2.						
PC		and Return Codes:							
D		<del>Security State</del> Payload Length							
	section 8.2.9	9.5.3.1, remove blue fo	rmatting from table 181						
In	section 8.2.9	9.5.3.2, make the follov	ving changes:						
au pr	itomatically b ogrammable	e configured by the dev	programmable warning configuration. Critical alerts shall vice after a device- <u>Conventional</u> reset. If supported, Il be initialized to vendor recommended defaults by the device						
Та	ble 182. Get	Alert Configuration Ou	tput Payload						
	Byte Offset	Length	Description						
	1	1	 Bit[1]: When set, the Device Over-Temperature Programmable Warning Threshold field is programmable by the host						



described in Section

>			•
			ake the following correction: lia Capabilities Input Payload
U	Byte Offset	Length	Description
$\mathbf{O}$	0	8	<ul> <li>Get Scan Media Capabilities Start Physical Address: The starting DPA from where to retrieve Scan Media capabilities.</li> <li>Bits[5:20]: Reserved</li> <li></li> </ul>
	In section 8.2.9		ake the following correction:
	Byte Offset	Length	Description
at	0	8	<ul> <li>Scan Media Physical Address: The starting DPA where to start the scan.</li> <li>Bits[5:20]: Reserved</li> <li></li> </ul>

In section 8.2.9.5.6, make the following change:


Persistent Memory security is an optional feature that gates access to persistent memory with a user passphrase. When enabled, the persistent memory shall be locked on a hot, warm or cold<u>Conventional</u> reset until the user passphrase is supplied with the Unlock command. When the persistent memory is locked, any commands that require access to the media shall return the Invalid Security State return code.


*In section 8.2.9.5.6.2, make the following changes:* 

Set or change the user or master passphrase. When the user passphrase is set, the device persistent memory shall be locked on hot, warm or cold<u>Conventional</u> reset until the user passphrase is supplied.

...

Possible Command Return Codes:





Group 1: Interleaving on HPA[8], HPA[9], and HPA[10] and HPA[11]
 Group 2: Interleaving on HPA[11], HPA[12], HPA[13] and HPA[14]

In section 9.13.2, make the following change:

In addition, the Get LSA SizeIdentify Memory Device mailbox command exposes the size of the LSA for a given CXL memory device.

In section 9.13.2.2, make the following change:

Table 210. Label Index Block Layout

Byte Offset	Length	Description
48h	Varies <u>B7h</u>	Free: NSlot bits, padded with zeros to align index block to 256 bytes.

In Figures 155 and 156, replace the term "HDM Decoder DVSEC" with "HDM Decoder".

In section 9.14.1.1, make the following change:

#### Table 214. CEDT Header

Π	Field	Byte Length	Byte Offse t	Description
	Header			
	Signature	4	0	'CEDT'. Signature for the CXL Early Discovery Table.
	Length	4	4	Length, in bytes, of the entire CEDT.
ш	Revision	<u>1</u> <del>2</del>	8	1

# Secure MEM tests

In sections 14.11.5.4 and 14.11.5.5, please make the following changes:

#### 14.11.5.4: CXL.mem Poison injection.

Required Device Capabilities:

• The CXL device must support Algorithm 1a, and Link Layer Error Injection Capabilities.

#### Test Steps:

**F6** 

1.-Setup device for Multiple Write Streaming:

a.—Write a pattern {64{8'hFF}} to cache aligned address A1

#### b.-Write a Compliance mode DOE to inject Poison

- 1. <u>Select a memory target range on the Device Physical Address (DPA) that belongs to the Device Under Test</u>
- 2. Translate the DPA to a Host Physical Address (HPA)
- 3. Perform Continuous read/write operations on the HPA
- 4. Write a compliance mode DOE to inject Poison errors.

#### Table 237. Mem-Poison Injection Request

Data Object Byte Offest	Length	Description	Value
0h	8	Standard DOE Request Header	
8h	1	Request Code	6, Poison Injection
9h	1	Version	2
0Ah	2	Reserved	
0Ch	1	Protocol	3

a.---Write Compliance mode DOE with the following request:

#### **Table 238. Multie Write Streaming Request**

<del>5.—Data</del> Object	<del>6.</del> — <del>Length</del>	7.—Description	<del>8.—Value</del>
<del>Object</del> <del>Byte</del>			
Offest			

V d o dtio σ

<del>0h</del>	8	Standard DOE Request Header	
<del>8h</del>	<del>1</del>	Request Code	3, Multiple Wrtie Streaming
<del>9h</del>	÷	Version	2
<del>0Ah</del>	2	Reserved	
<del>0Ch</del>	<del>1</del>	Protocol	3
<del>0Dh</del>	<del>1</del>	Virtual Address	θ
<del>OEh</del>	1	Self-Checking	θ
<del>OFh</del>	<del>1</del>	Verify Read Semantics	θ
<del>10h</del>	<del>1</del>	Num Increments	θ
<del>11h</del>	<del>1</del>	Num Sets	θ
<del>12h</del>	<del>1</del>	Num Loops	±
<del>13h</del>		Reserved	
<del>14h</del>	8	Start Address	A1
<del>1Ch</del>	8	Write Address	θ
<del>24h</del>	8	Write Back Address	A2 (Must be distinct from A1)
<del>2Ch</del>	8	Byte Mask	<del>0xFFFFFFFFFFFF</del>
<del>34h</del>	4	Address Increment =	θ
<del>38h</del>	4	Set Offset	θ
<del>3Ch</del>	4	Pattern "P"	<del>0xAA</del>
4 <del>0h</del>	4	Increment Pattern "B"	θ
-			

14.11.5.5: CXL.mem CRC injection.

Required Device Capabilities: • The CXL device must support Algorithm 1a, and Link Layer Error Injection Capabilities.

**Test Steps:** 

- 1.—Setup device for Multiple Write Streaming:
- a.--Write a pattern {64{8'hFF}} to cache aligned address A1
- b.---Write a Compliance mode DOE to inject Poison
- 1. <u>Select a memory target range on the Device Physical Address (DPA) that belongs to the Device Under Test</u>
- 2. Translate the DPA to a Host Physical Address (HPA)
- 3. Perform Continuous read/write operations on the HPA
- 4. Write a compliance mode DOE to inject Poison errors.

#### Table 239. Mem CRC Injection Request

Data Object Byte Offest	Length	Description	Value
0h	8	Standard DOE Request Header	
8h	1	Request Code 7, CRC Injection	
9h	1	Version	2
0Ah	2	Reserved	
0Ch	1	Protocol	3
		Num Bits Flipped	1
		Num Flits Injected	1

a.---Write Compliance mode DOE with the following request:

#### Table 240. Multie Write Streaming Request

<del>5. Data</del> <del>Object</del> <del>Byte</del> Offest	<del>6. Length</del>	7. Description	<del>8. Value</del>
<del>0h</del>	8	Standard DOE Request Header	
<del>8h</del>	÷	Request Code	<del>3, Multiple Write Streaming</del>
<del>9h</del>	<del>1</del>	Version	2
<del>0Ah</del>	2	Reserved	
<del>0Ch</del>	<del>1</del>	Protocol	3
<del>0Dh</del>	<b>±</b>	Virtual Address	θ

Г

	<del>OEh</del>	÷	Self Checking	θ
	<del>OFh</del>	<del>1</del>	Verify Read Semantics	θ
	<del>10h</del>	÷	Num Increments	θ
0	<del>11h</del>	<del>1</del>	Num Sets	θ
	<del>12h</del>	<del>1</del>	Num Loops	+
$\mathbf{O}$	<del>13h</del>		Reserved	
Ö	<del>14h</del>	8	Start Address	<del>A1</del>
	<del>1Ch</del>	8	Write Address	θ
	<del>24h</del>	8	Write Back Address	A2 (Must be distinct from A1)
	<del>2Ch</del>	8	<del>Byte Mask</del>	<del>0xFFFFFFFFFFFFF</del>
	<del>34h</del>	4	Address Increment =	θ
Ο	<del>38h</del>	4	<del>Set Offset</del>	θ
	<del>3Ch</del>	4	Pattern "P"	<del>0xAA</del>
	<del>40h</del>	4	Increment Pattern "B"	θ
			•	

# Compliance DVSEC length incorrect

This Erratum should apply to both CXL 1.1 and CXL 2.0

CXL Device Test Capability Advertisement length is incorrectly listed as 22h.

Table 256. DVSEC Registers

>				
Ш	Designated Vendor Specific Header 1 (offset 04h)	31:20	DVSEC Length	<del>22h</del> <u>1Ch</u>

## F8 Flag Bit in Algorithm 2 not documented

This Erratum should apply to both CXL 1.1. and CXL2.0 In section 14.3.5 make the following change:

This Algorithm aims to test the scenario where a Device is a producer and the CPU is a consumer. Device simply executes a pre-determined Algorithm of writing known patterns to a data location followed by a flag update write. Threads on the CPU poll the flag followed by reading the data patterns, followed by polling the flag again. This is a simple way of making sure the required ordering rules of producer consumer workloads are being followed through the stack. Device only participates in the execute phase of this Algorithm. Figure 194 illustrates the device execute phase. The Verify phase is run on the CPU, software reads addresses in the following order [F, X, (X+Y)...(X+N\*Y), F]. Knowing the value of the flag at two ends, the checker knows the range in which [X, (X+Y)...(X+N\*Y)] have to be in. For example, if P=0, the first read of F returns a value of 3 and the next read of F returns a value of 4, then checker knows that all Intermediate values have to be either 3 or 4. Moreover, if the device is using strongly ordered semantics, then the checker should never see a transition of values from 3 to 4 (implying monotonically decreasing values for the non-flag addresses). If using CXL.cache protocol, device must ensure global observability of previous "data" writes before updating the flag. When using strongly ordered semantics, each update must be globally visible before the next one. Depending on the flow used for dirty evicts, this can be implementation specific. It is the responsibility of the device to ensure that the writes in the execute phase are globally observable before updating the flag "F". The 'PatternParameter" field is not relevant for this Algorithm. The Flag "F" should be written to Register 2: "WriteBAckADdress1" in the Device Capabilities to support the Test Agorithms.

# Completion Timeout Injection missing pass criteria

Please add the following to section 14.11.5.8:

•••

-9

Table 246.	Multie-Write	Streaming	Request
------------	--------------	-----------	---------

	Data Object Byte Offset	Length	Description	Value
	11h	1	Num Sets	0
$\bigcirc$	12h	1	Num Loops	1
	13h		Reserved	
	14h	8	Start Address	A1
	1Ch	8	Write Address	0
	24h	8	WriteBackAddress	A2 (Must be distinct from A1)
	2Ch	8	Byte Mask	0xFFFFFFFFFFFFFFF
	34h	4	Address Increment =	0
	38h	4	Set offset	0
$\bigcirc$	3Ch	4	Pattern "P"	0xAA
	40h	4	Increment Pattern "B"	0

Pass Criteria:

...

• CXL.cache IDE link state remains secure

Host Reciever logs link error

# F10 Removal of text in 14.11.5

In section 14.11.5, please remove the following:

14.11.4 Security RAS

Make these tests pointers back to current RAS tests. Pass criteria needs a comment that the link remains in a secure state.

CRC Injections should work wihtout a Protocol Analyzer, since it has been added as an injection hook to the Compliance DOE

# F11 Compliance DOE referencing incorrect table

In section 14.16.4.1 please make the following changes

Table 278. Compliance Mode Availability Response				
$\bigcirc$	Data Object Byte Offset	Length	Description	
$\bigcirc$				
	08h	1	Status: See table 192 276 for error codes	

In section 14.16.4.3 please make the following changes

Table 282. Compliance Mode Halt All Response

Data Object Byte Offset	Length	Description
08h	1	Status: See table <del>192</del> 276 for error codes

In section 14.16.4.4 please make the following changes

Table 284. Compliance Mode Multiple Write Streaming Response

Data Object Byte Offset	Length	Description
08h	1	Status: See table $\frac{192}{276}$ for error codes

In section 14.16.4.5 please make the following changes

Table 286. Compliance Mode Producer Consumer Response

Data Object Byte Offset	Length	Description
08h	1	Status: See table $\frac{192}{276}$ for error codes
n section 14.16.4.6 please ma able 288. Inject Bogus Writes		ig changes
Data Object Byte Offset	Length	Description
08h	1	Status: See table 192 276 for error codes
a section 14.16.4.7 please ma able 290. Poison Inject Respon Data Object Byte Offset		g changes Description
		· · · · · · · · · · · · · · · · · · ·
08h	1	Status: See table 192 276 for error codes
n section 14.16.4.8 please ma able 292. Compliance Mode A		
	Length	Description


2	Data Object Byte Offset	Length	Description
111	08h	1	Status: See table $\frac{192}{276}$ for error codes

In section 14.16.4.9 please make the following changes

#### Table 294. Flow Control Injection Response

	Data Object Byte Offset	Length	Description		
$\bigcirc$	08h	1	Status: See table <u>192</u> <u>276</u> for error codes		
	section 14.16.4.10 please n		ing changes		
	ole 296. Cache Flush Injecti				
	Data Object Byte Offset	Length	Description		
	08h	1	Status: See table 192 276 for error codes		
O	2 Compliance A	lgorithm	Security		
In s	section 14.16.2 make the fo	ollowing change	es:		
Tab	ole 268. Bit 32 Expand des	cription, and ch	nange Attribute to RW/RO		
	32 RW/RO RW/RO RW/RO				
If t		tual Addresses, he device only	, and the Virtual Address is set to 0, the return value shal supports Physical Addresses, and the Virtual Address is		

#### In section 14.16.4.5 Add the following text following Table 286



### F16 Updates to Memory Mapped Register Test

In section 14.13.13 through 14.13.16, the test steps need to be updated to reflect checking against the Device Capabilitys Array Register.

In section 14.13.13, please make the following change:

Test Steps:

1. Read Offset Primary\_Mailbox\_Register\_Capabilities\_Header\_Base Length 4 bytes. Primary\_Mailbox\_Registers\_Capabilities\_Header\_Base is obtained in test Section <u>14.13.11, "CXL</u> Snoop Filter Capability Structure". <u>14.13.12, "CXL Device Capabilities Array Register".</u>

In section 14.13.14, please make the following change:

Test Steps:

1. Read Offset Primary\_Mailbox\_Register\_Capabilities\_Header\_Base Length 4 bytes. Primary\_Mailbox\_Registers\_Capabilities\_Header\_Base is obtained in test Section <u>14.13.11, "CXL</u> <u>Snoop Filter Capability Structure".</u> <u>14.13.12, "CXL Device Capabilities Array Register".</u>

In section 14.13.15, please make the following change:

Test Steps:

1. Read Offset Primary\_Mailbox\_Register\_Capabilities\_Header\_Base Length 4 bytes. Primary\_Mailbox\_Registers\_Capabilities\_Header\_Base is obtained in test Section 14.13.11, "CXL Snoop Filter Capability Structure". 14.13.12, "CXL Device Capabilities Array Register".

*In section 14.13.16, please make the following change:* 

Test Steps:

1. Read Offset Primary\_Mailbox\_Register\_Capabilities\_Header\_Base Length 4 bytes. Primary\_Mailbox\_Registers\_Capabilities\_Header\_Base is obtained in test Section <del>14.13.11, "CXL</del> Snoop Filter Capability Structure", <u>14.13.12</u>, "CXL Device Capabilities Array Register".

### F17 Update to DVSEC CXL Lock test pass criteria

Seciton 14.8.7 'DVSEC CXL Lock" has the incorrect pass criteria.

In section 14.8.7 pass criteria, please make the following change:

Pass Criteria:

- Test <u>15.6.4</u> <u>14.8.4</u> Passed
- Verify Conditions Met

## F18 Incorrect Pass criteria in 14.15.1 Sticky Register Tests

*In section 14.15.1, please update the pass criteria with the following:* 

Pass Criteria:

...

• Test <u>15.6.2</u> <u>14.8.2</u> Passed

### F19 Compliance Capability Return Value

In section 14.16.4.1 make the Add the following text following Table 278

The Available Capabilities and Enabled Capabilities bitmask values correspond to the request codes of each capability. Eg. The bit 1 will be set if the DOE supports the Request code 1, "Status", and bit 3 will be set if the DOE supports Request code 3, "Multiple Write Streaming"

### F20 LinkError clarification

In section 5.1, add the following text to Table 58.

#### Table 58. Virtual LSM States Maintained Per Link Layer Interface

	Virtual LSM State	Description
	Reset	Power-on default state during which initialization occurs
	Active	Normal operational state
$\Box$	L1.0	Power savings state, from which the link can enter Active via Retrain (maps to PCIe L1)
	L1.1	Power savings state, from which the link can enter Active via Retrain (reserved for future use)
	L1.2	Power savings state, from which the link can enter Active via Retrain (reserved for future use)
Π	L1.3	Power savings state, from which the link can enter Active via Retrain (reserved for future use)
	DAPM	Deepest Allowable PM State (not a resolved state; a request that resolves to an L1 substate)
	SLEEP_L2	Power savings state, from which the link must go through Reset to reach Active
	LinkReset	Reset propagation state resulting from software or hardware initiated reset

LinkError	Link Error state due to hardware detected errors which cannot be corrected through link recovery (eg. uncorrectable internal errors or surprise link down)
LinkDisable	Software controlled link disable state
Retrain	Transitory state that transitions to Active

Note: When the Physical Layer enters Hot-Reset or LinkDisable state, that state is communicated to all link layers as LinkReset or LinkDisable respectively. No ALMPs are exchanged, irrespective of who requested, for these transitions. LinkError <u>must<del>should</del></u> take the LTSSM to Detect <u>or Disabled. For</u> <u>example, it is permitted to map CXL.io Downstream Port Containment to LinkError (when LTSSM is in</u> <u>Disabled state).</u>

# F21 PM Retry and Abort clarifications

In Section 5.1.2.5.1, modify the text as follows.


A State Status ALMP is sent after a <u>valid</u> State Request ALMP is received for <u>entry into</u> Active State <u>(if</u> the current vLSM state is already in Active, or if the current vLSM state is not Active and the request is <u>following the entry into Active protocol</u>) or PM States (when entry to the PM state is accepted). No State Status ALMP is sent if the PM state is not accepted.

In Section 5.1.2.4.2, add the following after Figure 88.


If PM entry is not accepted by the Downstream Port, it will not respond to the PM State Request. In this scenario:

- The Upstream Port is permitted to retry entry into PM with another PM State Request after a 1ms (not including time spent in recovery states) timeout, when waiting for a response for a PM State Request. Upstream Port must not expect a PM State Status response for every PM State Request ALMP. Even if it has sent multiple PM State Requests because of PM retries, if it receives a single PM State Status ALMP, it must move the corresponding vLSM to the PM state indicated in the ALMP. For a Downstream Port, if the vLSM is Active and it has received multiple PM State Request ALMPs for that vLSM, it is permitted to treat it as a single PM request and only respond with a single PM State Status if the vLSM transitions into the PM state. Figure 88a shows an example of this flow.
  - The Upstream Port is also permitted to abort entry into PM by sending an Active State Request ALMP for the corresponding vLSM. Two scenarios are possible in this case:
  - a. Downstream Port receives the Active State Request before commit point of PM acceptance. It must abort PM entry and respond with Active State Status ALMP. Upstream port can begin flit transfer towards Downstream Port once it receives Active State Status ALMP. Since the vLSMs are already in Active state and flit transfer was already allowed from Downstream Port to Upstream Port direction during this flow, there is no Active State Request ALMP from Downstream Port to Upstream Port direction. Figure 88b shows an example of this flow.

b. Downstream Port receives the Active State Request after commit point of PM acceptance or after its vLSM is in PM state. Downstream Port must finish PM entry and send PM State Status ALMP (if not done so already). Upstream Port must treat the received PM State Status ALMP as an unexpected ALMP and trigger link Recovery. Figure 88c shows an example of this flow.



#### Figure 88a. Successful PM Entry following PM Retry



#### Figure 88c. PM Abort After Downstream Port PM acceptance

## F22 PM Entry Phase 3 clarification

In Section 10.3.3, add the following text:

The third Phase is a conditional phase of PM entry and is executed only when all the Protocol interfaces of ARB/MUX have entered the same virtual PM state. The phase consists of bringing the Tx lanes to electrical if dle and is always initiated by the Downstream Component. If the link transitions to recovery during or after entry into electrical idle, the Downstream Component must wait for at least 1us after reaching L0 before re-initiating entry into electrical idle. This is to allow enough time for an Active State Request ALMP transfer to occur in case either side wants to initiate a PM exit (and to give time for the remote ARB/MUX to stop requesting PM entry to LogPHY).

# F23 Modifications to the CRC Error Injection within compliance

In Section 14.4.2 please make the following changes

Test Steps

- 1. Setup is the same as Test 14.3.6.1.2
- 2. While test is running, software will repeat the insert the following error injection. The Protocol Exerciser will retry the flit for at least MAX\_NUM\_RETRY times upon detecting a CRC error:

In Section 14.4.3 please make the following changes

Test Steps

1. Setup is the same as Test 14.3.6.1.2

2. While test is running, software will repeat the insert the following error injection. The Protocol Exerciser will retry the flit for at least MAX\_NUM\_RETRY x MAX\_NUM\_PHY\_REINIT times upon detecting a CRC error:

## F24 Querying Critical Component Information and Status

*Update section 7.6.6.1 as follows* 

As the CXL system initializes, the FM can begin discovering all direct-attached CXL devices across all supported media interfaces. Devices supporting the FM API may be discovered using transport specific mechanisms such as the MCTP discovery process, as defined in the MCTP Base Specification. When a component is discovered, the FM shall issue the Identify command prior to issuing any other commands to check the component's type and its maximum supported command message size. A return of "Retry Required" indicates that the component is not yet ready to accept commands. After receiving a successful response to the Identify request, the FM may issue the Set Response Message Limit command to limit the size of response messages from the component based on the size of the FM's receive buffer. The FM shall not issue any commands with input arguments such that the command's response message exceeds the FM's maximum supported message size. Finally, the FM may issues Get Supported Logs, as defined in Section 8.2.9.4.2<sup>1</sup>, to read the Command Effects Log to determine which command opcodes are supported.

Update section 7.6.7.1.3 as follows

Table 89. Identify Switch Device Response Payload


	Byte <mark>s Offset</mark>	Length	Description
	θ		Device Management Version: Version of FM API command set supported by device. Currently 1.
	<del>1</del>		Reserved
	<del>3-2</del>		PCIe Vendor ID: As defined in PCIe 5.0 Base Specification
>	<del>5-4</del>		PCIe System ID: As defined in PCIe 5.0 Base Specification
	<del>7-6</del>		PCIe Subsystem Vendor ID: As defined in PCIe 5.0 Base Specification
	<del>9-8</del>		PCIe Subsystem ID: As defined in PCIe 5.0 Base Specification
	<del>11-10</del>		Reserved
	<del>19-12</del>		Device Serial Number: Refer to definition of Device Serial Number Extended Capability in PCIe 5.0 Base Specification


>	<del>2</del> 0	1	Ingress Port ID: Ingress management port index of the received request message. For CXL/PCIe ports, this corresponds to the physical port number. For non-CXL/PCIe, this corresponds to a vendor-specific index of the buses supported by the device, starting at 0. For example, a request received on the second of 2 SMBuses supported by a device would return a 1.
	<del>2</del> 1	<u>1</u>	Reserved
	<mark>₽</mark> 2	<u>1</u>	Number of Physical Ports: Total number of physical ports in the CXL switch, including inactive/disabled ports
0	<del>2</del> 3	<u>1</u>	Number of VCSs: Maximum number of virtual CXL switches supported by the CXL switch
()	<del>55-24<u>4</u></del>	<u>32</u>	Active Port Bitmask: Bitmask defining whether a physical port is enabled (1) or disabled (0). Each bit corresponds 1:1 with a port, with the least significant bit corresponding to port 0
	<del>87-56<u>36</u></del>	<u>32</u>	Active VCS Bitmask: Bitmask defining whether a VCS is enabled (1) or disabled (0). Each bit corresponds 1:1 with a VCS ID, with the least significant bit corresponding to VCS 0
	<del>89-88<u>68</u></del>	2	Total Number of VPPBs: Maximum number of virtual PPBs supported by the CXL switch
	<del>91-90<u>70</u></del>	<u>2</u>	Number of Active VPPBs: Total number of VPPBs in use across all VCSs
	<del>92</del> 72	1	Number of HDM Decoders: Number of HDM decoders available per USP
	L	1	


Update section 8.2.9 as follows

Table 152. CXL Device Command Opcodes

				Opcode			Input	Output
	Command Set Bits[15:8]		Command Bits[7:0]		Combined Opcode	Required*	Payload Size (B)	Payload Size (B)
$\mathbf{O}$	<u>00h</u>	Information and Status	<u>01h</u>	Identify (Section 8.2.9.7.1)	<u>0001h</u>	<u>PMB, MS</u>	<u>0</u>	<u>17</u>
			<u>02h</u>	Background Operation Status (Section 8.2.9.7.2)	<u>0002h</u>	<u>PMB, MS</u>	<u>0</u>	<u>8</u>
			<u>03h</u>	<u>Get Response Message</u> Limit (Section 8.2.9.7.3)	<u>0003h</u>	<u>PMB, MS</u>	<u>0</u>	<u>1</u>
			<u>04h</u>	<u>Set Response Message</u> Limit (Section 8.2.9.7.4)	<u>0004h</u>	<u>PMB, MS</u>	<u>1</u>	1







Internal Error
 Retry Required
 Invalid Payload Length
 Command Effects:
 None
 Table A Set Response Message Limit Input Payload

	<u>Byte</u> <u>Offset</u>	<u>Length</u>	Description			
2		1	Response Message Limit: The configured maximum size of the full message body for response messages generated by the component (as defined in Figure 124) in bytes, expressed as 2^n. The minimum supported size is 256 bytes (n=8) and the maximum supported size is 1 MB (n=20).			
	Table B Set	Response	Message Limit Output Payload			
Q	<u>Byte</u> <u>Offset</u>	<u>Length</u>	Description			
$\bigcirc$	<u>0</u>	1	Response Message Limit: The configured maximum size of the full message body for response messages generated by the component (as defined in Figure 124) in bytes, expressed as 2^n. The value returned is the Response Message Limit used by the component after processing this request, which may be less than the requested value. The minimum supported size is 256 bytes (n=8) and the maximum supported size is 1 MB (n=20). The FM shall discard any messages sent by the component that exceed the maximum size set with this field in a manner that prevents any internal receiver HW errors.			
tic	F25 Support for Components with Limited Buffering Capability Update section 7.6.7.2.1 as follows					
	Ļ,.					
			es information on a specified number of VCSs in the switch. Due to the numbers of vPPBs in each VCS, the returned array has variably sized elements.			
	possibility o Possible Cor • Suco • Inva • Inte	f variable	numbers of vPPBs in each VCS, the returned array has variably sized elements. eturn Codes: eter			
alua	possibility o Possible Cor • Suco • Inva • Inte • Retr	f variable mmand Re cess alid Param ernal Error ry Require <u>alid Payloa</u>	numbers of vPPBs in each VCS, the returned array has variably sized elements. eturn Codes: eter d			
Valua	possibility o Possible Cor • Suco • Inva • Inte • Retr • <u>Inva</u> Command E • Non	f variable mmand Re cess alid Param ernal Error ry Require <u>alid Payloa</u> Effects:	numbers of vPPBs in each VCS, the returned array has variably sized elements. eturn Codes: eter d			
Valua	possibility o Possible Cor • Suco • Inva • Inte • Retr • <u>Inva</u> Command E • Non	f variable mmand Re cess alid Param ernal Error ry Require <u>alid Payloa</u> Effects: ne et Virtual	numbers of vPPBs in each VCS, the returned array has variably sized elements. eter d id Length			
Evalua	possibility o Possible Cor Inva Inte Retr Inva Command E Non Table 97. Go	f variable mmand Re cess alid Param ernal Error ry Require alid Payloa Effects: ne et Virtual	numbers of vPPBs in each VCS, the returned array has variably sized elements. eter d <u>d Length</u> CXL Switch Info Request Payload			

	1	vPPB List Limit: The maximum number of vPPB information entries to include in the response (bytes 4 – 7 in Table 99). This enables compatibility with devices that have small maximum command message sizes.
	0	Number of VCSs: Number of VCSs requested.
$\bigcirc$	Varies 1 <u>(Number</u> of VCSs + 2) - 3	VCS ID List: 1 byte ID of requested VCS, repeated Number of VCSs times.

### Table 99. Get Virtual CXL Switch Info VCS Information Block Format

	Bytes	Description
	0	Virtual CXL Switch ID
	1	VCS State: Current state of the VCS:
		0 – Disabled
		1 – Enabled
		2 to 0xFE – Reserved
		0xFF – Invalid VCS_ID; all subsequent field values are invalid
	2	USP ID: Physical port ID of the CXL switch for the Upstream Port
1	3	Total Number of vPPBs: Total number of vPPBs in the VCS. This value may be larger than the 'vPPB List Limit' field specified in the request. In this case, the length of vPPB information list, starting at byte 4, is defined by 'vPPB List Limit', not this field.
	4	PPB[ <del>0</del> Start vPPB] Binding Status:
		0 – Unbound
		1 – Bind or unbind in progress
		2 – Bound Physical Port
		3 – Bound LD
	5	PPB[ <del>0</del> Start vPPB] Bound Port ID: Physical port number of bound port.
	6	PPB[ <del>0</del> Start vPPB] Bound LD ID: ID of LD bound to port from MLD on associated physical port. Only valid if VPPB[ <del>0</del> Start vPPB]_Status is 3, 0xFF otherwise.
	7	Reserved
	4 + (Number of vPPBs <u>*</u> - 1) * <del>3</del> 4	PPB[ <u>Start vPPB +</u> Number of vPPBs <u>*</u> - 1] Binding Status: 0 – Unbound

		1 – Bind or unbind in progress			
		2 – Bound Physical Port			
		3 – Bound LD			
6	5 + (Number of - 1) * <mark>3</mark> 4	vPPBs* PPB[ <u>Start vPPB + Number of vPPBs*</u> - 1] Bound Port ID: Physical port number of bound port.			
	6 + (Number of - 1) * <u>34</u>	vPPBs*       PPB[ <u>Start vPPB +</u> Number of vPPBs* - 1] Bound LD ID: ID of LD bound to port from MLD on associated physical port. Only valid if PPB[ <u>Start vPPB +</u> Number of vPPBs* - 1] Binding Status is "Bound LD", 0xFF otherwise.			
Q	7 + (Number of - 1) * <del>3</del> 4	vPPBs <u>*</u> Reserved			
$\bigcirc$		rmation list length is defined by the lesser of the 'vPPB List Limit' field in the command • 'Number of vPPBs' field in the command response			
		<i>7.6.7.5.2 as follows</i> gets the memory allocations of the MLD.			
		and Return Codes:			
	<ul> <li>Success</li> <li>Invalid</li> </ul>	Parameter			
	Unsupp				
	<ul> <li>Internal</li> <li>Retry R</li> </ul>				
	• <u>Invalid</u>	Payload Length			
	Command Effec	ts:			
	• None				
	/				
	Table Z Get LD	Allocations Request Payload			
	<u>Bytes</u>	Description			
	<u>0</u>	Start LD ID: ID of the first LD in the LD Allocation List			
$\mathbf{O}$	1	LD Allocation List Limit: Maximum number of LD information blocks returned			
	Table 112. Get	LD Allocations Response Payload			
	Bytes	Description			
	0	Number of LDs: Number of LD <u>s enabled in the device</u> information blocks returned.			
	1	Memory Granularity: - This field specifies the granularity of the memory sizes configured for each LD:			

	0h - 256 MB
	1h - 512 MB
	2h - 1 GB
	All others - Reserved
2	Start LD ID: ID of the first LD in the LD Allocation List
3-2	ReservedLD Allocation List Length: Number of LD information blocks returned. This value is the lesser of the request's 'LD Allocation List Limit' and responses 'Number of LDs'.
Varies-4	LD Allocation List: LD Allocation blocks for each LD, as defined in Table 113, repeated LD Allocation List LengthNumber of LDs times.
	on 7.6.7.5.3 as follows
•	
Succ	imand Return Codes:
<ul> <li>Inval</li> <li>Unsu</li> <li>Inter</li> <li>Retry</li> </ul>	id Parameter pported nal Error r Required <u>id Payload Length</u> fects:
Table 114 Se	t LD Allocations Request Payload
Bytes	Description
0	Number of LDs: Number of LDs to configure
1	Start LD ID: ID of the first LD in the LD Allocation List
3- <u>+2</u>	Reserved
Varies-4	LD Allocation List: LD Allocation blocks for each LD <u>starting at Start LD ID</u> , as defined in Table 113, repeated Number of LDs times.
Table 115. S	et LD Allocations Response Payload
Bytes	Description
0	Number of LDs: Number of LDs configured

Start LD ID: ID of the first LD in the LD Allocation List

<u>1</u>

3- <u><del>1</del>2</u>	Reserved
Varies-4	LD Allocation List: Updated LD Allocation blocks for each LD <u>starting at Start LD ID</u> , as defined in Table 113, repeated Number of LDs times.

Update section 7.6.7.5.7 as follows

#### Table A Payload for Get QoS Allocated BW Request

<u>Bytes</u>	Description
<u>0</u>	Number of LDs: Number of LDs configured
<u>1</u>	Start LD ID: ID of the first LD in the QoS Allocated BW List

Table 118. Payload for Get QoS Allocated BW Response, Set QoS Allocated BW Request, and Set QoS Allocated BW Response

Bytes	Description
<u>0</u>	Number of LDs: Number of LDs configured
<u>1</u>	Start LD ID: ID of the first LD in the QoS Allocated BW List
<del>(n 1) 0<u>(Number</u> of LDs + 2) - 2</del>	QoS Allocation Fraction: Byte array of allocated bandwidth fractions <u>for LDs starting at Start</u> <u>LD ID</u> , where $n = LD$ Count, as returned by the Get LD Info command. The valid range of each array element is 0-255. Default value is 0. Value in each byte is the fraction multiplied by 256.

### Table B Payload for Get QoS BW Limit Request

<u>Bytes</u>	Description
<u>0</u>	Number of LDs: Number of LDs configured
<u>1</u>	Start LD ID: ID of the first LD in the QoS BW Limit List

Table 119. Payload for Get QoS BW Limit Response, Set QoS BW Limit Request, and Set QoS BW Limit Response

Bytes	Description
<u>0</u>	Number of LDs: Number of LDs configured
	Start LD ID: ID of the first LD in the QoS BW Limit List
(n-1)-0 <u>(Number</u> of LDs + 2) - 2	QoS Limit Fraction: Byte array of allocated bandwidth limit fractions <u>for LDs starting at Start</u> <u>LD ID</u> , where $n = LD$ Count, as returned by the Get QoS BW command. The valid range of each array element is 0-255. Default value is 0. Value in each byte is the fraction multiplied by 256.

Update section 8.2.8.4.5.1 as follows

#### Table 150. Command Return Codes

	Value	Definition
O	0016h	Invalid Payload Length: The <u>input</u> payload length specified in the Command Register <u>for</u> the command is not valid or exceeds the component's Maximum Supported Message Size. The device is required to perform this check prior to processing any command defined in this Specification.

Update section 8.2.9.4.1 as follows

### 8.2.9.4.1 Get Supported Logs (Opcode 0400h)

Table C Get Supported Logs Input Payload

	<u>Byte Offset</u>	<u>Length</u>	Description
	<u>0</u>	<u>1</u>	Maximum Number of Supported Log Entries: Maximum number of Supported Log Entries requested
$\mathbf{O}$	<u>1</u>	<u>1</u>	Start Log Entry Index: Index of the first Supported Log Entry requested

### Table 168. Get Supported Logs Output Payload

	Byte Offset	Length	Description
ш	0	2	Number of Supported Log Entries: The number of Supported Log Entries returned in the output payload

<u>2</u>	2	Total Number of Supported Log Entries: The total number of Supported Log Entries supported by the component
±1	<u>1</u>	Start Log Entry Index: Index of the first Supported Log Entry in the output payload
<del>2</del> 5	<del>6</del> <u>3</u>	Reserved
8	Varies	Supported Log Entries: Device specific list of supported log identifier

### F26 Incorrect Table Links

*Update section 7.6.7.5.8 as follows* 

Payload for Set QoS Allocated BW Request and Response is documented in Table 1186.

Update section 7.6.7.5.10 as follows

Payload for Set QoS BW Limit Request and Response is documented in Table 1196.

## F27 FM API Event Notifications

Update section 7.6.2 as follows

The FM API consists of request messages, response messages and event notification messages. FMs issue request messages and CXL components issue response and event notification messages. CXL components may also issue the "Event Notification" request if notifications are supported by the component and the FM has requested notifications from the component using the Set OOB Event Interrupt Policy command. Refer to Section 7.6.3 for transport protocol details. MCTP may be used as the transport protocol.

Update section 7.6.3 as follows

Table 84. FM API Message Format

Bytes	Description
0	Bits (3:0): Message Category: Type of FM API message: • 0h = Request

	• 1h = Response
	<ul> <li>2h = Event Notification</li> </ul>
	All other encodings reserved
	Bits (7:4): Reserved
1	Message Tag: Tag number assigned to request messages by requesters. The message tag shall be initialized to 0 and increment by 1 for each new request, rolling over to 0 after it reaches FFh. The tag number may be used to track response messages and to identify the retransmission of Event Notification requests.
	Response messages shall use the tag number from the corresponding Request message. Must be 0 for Event Notification messages.
2	Reserved
4-3	Command Opcode: As defined in <u>Table 152 and</u> Table 205.
7-5	Bits (20:0): Message Payload Length - As defined in Table <u>152 and</u> Table 205.
	Bit (22:21): Reserved
	Bit(23): Background Operation: As defined in Section 8.2.8.4.6. Must be 0 for Request messages and Event Notification Messages.
9-8	Return Code: As defined in Table 150. Must be 0 for Request messages and Event Notification Messages
11-10	Vendor Specific Extended Status: As defined in Section 8.2.8.4.6. Must be 0 for Request messages and Event Notification Messages
Varies-12	Message Payload: The length of this field is specified in the Message Payload Length field above. The format depends on Opcode and Message Category, as defined in Section 7.6.7

Update section 7.6.6.4 as follows

- 1. To facilitate some system operations, the FM requires event notifications so it can execute its role in the process in a timely manner (e.g., notifying hosts of an asserted Attention Button on an MLD during Managed Hot-Removal). If supported by the device, the FM can check the current event notification settings with the Get <u>OOB</u> Event Interrupt Policy command and modify them with the Set <u>OOB</u> Event Interrupt Policy command.
- 2. If supported by the component, the event logs can be read with the Get Event Records command to check for any error events experienced by the component that might impact normal operation.

Update section 7.6.7.1 as follows

7.6.7.1 Switch Event Notifications Command Set

Switches use the Event Notification command, as defined in 8.2.9.1.8, to issue interrupts to the FM.

This optional command set is used by devices to send notifications to the FM. The following commands are defined:

	Command Name	Requirement
	Event Notification	θ
*0	<del>= Optional</del>	
7.6.	.7.1.1 Event Notifica	tion (Opcode 5000h)
Any for t Eve	<del>· commands of this t this command, it is a nt Records or that th</del>	by a CXL device to send notifications to the FM. It is only sent by CXL devices. ype received by CXL devices should be silently discarded. There is no response a notification to the FM that there are either new events to be read from the he FM must initiate other management activities. The FM acknowledges a it with the Manage Events command returning a response.
		ng the same Message Tag is sent every 10 ms after the last notification was cared all event records.
	sible Command Retu	<del>ırn Codes:</del>
	<del>uccess</del> I <del>valid Parameter</del>	
	iternal Error	
• Re	etry Required	
Con	nmand Effects:	
	nmand Effects:	<del>tion Payload</del>
	nmand Effects: one	tion Payload Description
	nmand Effects: one le 87. Event Notifica	
	nmand Effects: one le 87. Event Notifica Bytes	Description
	nmand Effects: one le 87. Event Notifica Bytes	Description Event Log: The specific device event logs generating the notification
	nmand Effects: one le 87. Event Notifica Bytes	Description           Event Log: The specific device event logs generating the notification           00h = Informational Event Log
	nmand Effects: one le 87. Event Notifica Bytes	Description         Event Log: The specific device event logs generating the notification         00h = Informational Event Log         01h = Warning Event Log
	nmand Effects: one le 87. Event Notifica Bytes	Description         Event Log: The specific device event logs generating the notification         00h = Informational Event Log         01h = Warning Event Log         02h = Failure Event Log
	nmand Effects: one le 87. Event Notifica Bytes	Description         Event Log: The specific device event logs generating the notification         00h = Informational Event Log         01h = Warning Event Log         02h = Failure Event Log         03h = Fatal Event Log

Update section 8.2.9 as follows

### Table 152. CXL Device Command Opcodes

					Input	Output		
	Command Set		nand	Combined	Required*	Payload	Payload	
Bits[15:8]		Bits[7	7:0]	Opcode		Size (B)	Size (E	
	1		1	1	I	T	T	
01h	Events	00h	Get Event Records (Section 8.2.9.1.2)	0100h	м	1	20h+	
		01h	Clear Event Records (Section 8.2.9.1.3)	0101h	М	8+	0	
		02h	Get Event Interrupt Policy (Section 8.2.9.1.4)	0102h	М	0	4	
		03h	Set Event Interrupt Policy (Section 8.2.9.1.5)	0103h	М	4	0	
		<u>04h</u>	Get OOB Event Interrupt Policy (Section 8.2.9.1.6)	<u>0104h</u>	<u>PMB, O</u>	2	<u>0</u>	
		<u>05h</u>	Set OOB Event Interrupt Policy (Section 8.2.9.1.7)	<u>0105h</u>	<u>PMB, O</u>	2	2	
		<u>06h</u>	Event Notification (Section 7.6.7.1.8)	<u>0106h</u>	<u>РМВ, О</u>	2	<u>0</u>	


\*M = mandatory for all devices that implement a Register Locator entry with Register Block Identifier =03h<br/>the CXL Device Register entry (Identifier=03h) in the Register Locator DVSEC (Section 8.1.9);<br/>PMB = prohibited on the primary and secondary mailboxes; O = Optional.

Add sections 8.2.9.1.6, 8.2.9.1.7 and 8.2.9.1.8 as follows

8.2.9.1.6 Get OOB Event Interrupt Policy (Opcode 0104h)

media. When notifications are enabled for a particular log on a component, the component may issue up to 1 Event Notification for that log type when the log contents transition from zero entries to one or more entries. The FM must be able to receive at least 1 Event Notification message from the imponent for each log for which interrupts have been enabled. Possible Command Return Codes: Success Internal Error **Retry Required** Invalid Payload Length Command Effects: None Table XX Payload for Get OOB Event Interrupt Policy Output, Set OOB Event Interrupt Policy Input, and Set OOB Event Interrupt Policy Output Byte Offset Length Description 2 Event Interrupt Settings: Bitmask indicating whether event 0 notifications are enabled (1) or disabled (0) for a particular event Bit[0]: New uncleared Informational Event Log record(s) Bit[1]: New uncleared Warning Event Log record(s) Bit[2]: New uncleared Failure Event Log record(s) Bit[3]: New uncleared Fatal Event Log record(s) Bits[15-4]: Reserved 8.2.9.1.7 Set OOB Event Interrupt Policy (Opcode 0105h) hange the settings for the interrupts that are signaled for component events. The receiver may capture the address of the requesting component in a transport specific way. The subsequent enabled events shall be sent to that address. Interrupts shall only be generated for events that occur after this command is received by the component with input parameters that enable logging for the corresponding log type. Components should immediately terminate the retransmission of Event Notification requests that have not been acknowledged if a request of this type has been received with input parameters that disable logging for the corresponding log type. Possible Command Return Codes: Success Invalid Parameter Internal Error **Retry Required** Invalid Payload Length Command Effects: **Immediate Policy Change** Input and output payloads for this command are documented in Table XX.

Retrieve the settings for interrupts that are signaled for component events over OOB management



Comma	Command Set Bits[15:8]		nand :0]	Combined Opcode	
<del>50h</del>	<del>Switch Event</del> Notifications	<del>00h</del>	Event Notification (Section 7.6.7.1.1)	<del>5000h</del>	H

\*MSW = mandatory for all switches <u>that support the FM API MCTP message type</u>, PSW = Prohibited for Switches, OSW = Optional for Switches, MMLD = Mandatory for all MLD components, PMLD = Prohibited for all MLD components, OMLD=Optional for all MLD components.

# F28 CEDT CFMWS & QTG DSM ECN Errata

Update section 9.14.1.3 in CEDT CFMWS & QTG DSM as follows

Interleave Target List	4 * <u>NIW</u> HBIW	36	<pre> The set of HPAs decoded by Entry N in the Interleave Target List shall satisfy the following equations 1. Base HPA &lt;= HPA &lt; Base HPA + Windows Size 2. If (Interleave Arithmetic==0) Floor[(HPA - Base HPA)/HBIG] MOD NIW = N; where "/" represents a Division operation. MOD is a standard Modulo operation and Floor function returns the largest Integer that is not greater than the input. N = HPA[8+HBIG+NIW-1:8+HBIG] N is 0 based (0&lt;= N <niw).< pre=""></niw).<></pre>

# 29 Appendix B, Type-2 Memory Request Table

In Appendix B, Table 311, there are two rows that should have indicated "I" state as next Bias State instead of UC. This errata is just showing the section of the table where this correction is needed. If an implementation follows the "UC" (Un-Changed) encoding the result may be bias state that is conservative by leaving bias state as S or A resulting in an unnecessary bias flip from the device.

#### Table 311. Type2 Memory Request

	Host Request								Device Response			
	Legal	M2S Req Meta Field		Meta Value	Snp Type	S2M NDR S2M DRS		Meta Field	Meta Value	Device Cache	Bias State	Description
	Y(1)				SnpInv	Cmp-E		<any></any>	<any></any>	I	A	The Host wants an exclusive copy of the line
	N				SnpData		1					
	N			A	SnpCur							
	N				No-Op							
	N				SnpInv							
	V(1)				SnpData	Cmp-S		<any></any>	<any></any>	s	S	The Host requesting a shared copy of the line, but Rsp types allow device to return S or E state to host. Cmp-E response is
	Y(1)		MS0	s		Cmp-E		<any></any>	<any></any>	I	A	not recommended because device did not request this state.
	N				SnpCur No-Op							
	N						-					The Host requesting a non-cacheable but current value of the
	Y				SnpInv	Cmp		<any></any>	<any></any>	I	<del>l 90</del>	line and forcing device to flush its cache.
		MemRd		I	SnpData		MemData					
	Y				SnpCur	Cmp		<any></any>	<any></any>	<any></any>	UC I	The Host requesting a non-cacheable but current value of the line leaving data in the device's cache.
	N				No-Op		1					
	Y(1)				SnpInv	Cmp	1	<any></any>	<any></any>	I	UC	The Host wants to read line without changing state expected in the host cache and the device should invalidate the line from its
	.(1)				Subtur	cp						cache.
					SnpData							
	Y(1)		No-Op	NA	SnpCur	Cmp		<any></any>	<any></any>	<any></any>	uc	The Host wants a current value of the line without changing the state expected in the host cache.
			No-Op				1					Host wants a the value of the memory location without snooping the device cache and without changing cache state expected in the host cache. A use case for this would be if the
	Ŷ				No-Op	Cmp		<any></any>	<any></any>	<any></any>	uc	host includes E or S-state without data so it is requesting data only and doesn't want to change cache state and because it has E or S state it can know that the device cache does not need to be snooped.
Ir	ı sect	ion 14.1										ibility Header test
σ	31	Test <del>15</del> Verify (	Condi	tions	Met		to C	DA.				
μ Σ	31		Condi	tions	Met		to C	CDA				
		Verify (	Condi	tions	Met	nce						
		Verify (	ate	tions	Met fere Refer	nce		<i>ents</i> Ch		becif		

Chapters 8, 9,


https://www.uefi.org/acpi

<u>14</u>

Delete the footnote under section 8.1.11 as follows

<u>Coherent Device Attribute Table</u> (CDAT) Specification, version 1.02 or

later




downstream CXL components with the following values.

ResetType = Warm Reset System reset

. After all the Reset preparation is completed, the CXL device shall issue a CXL PM VDM with the following value

Note


..



## F33 Chapter 11, Figure 177 and Figure 179

As part of the Truncated MAC (TMAC) flows discussed CXL2.0 Section 11.1.9 there are two figures which show examples of the flits sent as part of the TMAC flow. The figures have created confusion because they show "IDLE" as the only flits following the sending of TMAC, and before the TMAC it shows "IDLE or CONTROL". To avoid deadlock following the TMAC flit, either IDLE or other control flits are allowed (no protocol flits). This errata will correct the figures where red "x" shows the old text which is replace with text to the right of the "x".

#### Figure 177. Early Termination and Transmission of Truncated MAC Flit



#### Figure 179. Link Idle Case After Transmission of Aggregation Flit Count Number of Flits

