Compute Express Link m

Compute Express LinkTM (CXLTM)

Engineering Change Notice to the Specification 2.0

July 2021 NULL CXL Capability ID

LEGAL NOTICE FOR THIS PUBLICLY-AVAILABLE SPECIFICATION FROM COMPUTE EXPRESS LINK CONSORTIUM, INC.

© 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED.

This CXL **Specification** (this "<u>CXL Specification</u>" or this "**document**") is owned by and is proprietary to Compute Express Link Consortium, Inc., a Delaware nonprofit corporation (sometimes referred to as "<u>CXL</u>" or the "<u>CXL Consortium</u>" or the "**Company**") and/or its successors and assigns.

NOTICE TO USERS WHO ARE MEMBERS OF THE CXL CONSORTIUM:

If you are a Member of the CXL Consortium (sometimes referred to as a "<u>CXL Member</u>"), and even if you have received this publicly-available version of this CXL Specification after agreeing to CXL Consortium's Evaluation Copy Agreement (a copy of which is available <u>https://www.computeexpresslink.org/download-the-specification</u>, each such CXL Member must also be in compliance with all of the following CXL Consortium documents, policies and/or procedures (collectively, the "<u>CXL Governing Documents</u>") in order for such CXL Member's use and/or implementation of this CXL Specification to receive and enjoy all of the rights, benefits, privileges and protections of CXL Consortium membership: (i) CXL Consortium's Intellectual Property Policy; (ii) CXL Consortium's Bylaws; (iii) any and all other CXL Consortium policies and procedures; and (iv) the CXL Member's Participation Agreement.

NOTICE TO NON-MEMBERS OF THE CXL CONSORTIUM:

If you are **not** a CXL Member and have received this publicly-available version of this CXL Specification, your use of this document is subject to your compliance with, and is limited by, all of the terms and conditions of the CXL Consortium's Evaluation Copy Agreement (a copy of which is available at https://www.computeexpresslink.org/download-the-specification).

In addition to the restrictions set forth in the CXL Consortium's Evaluation Copy Agreement, any references or citations to this document must acknowledge the Compute Express Link Consortium, Inc.'s sole and exclusive copyright ownership of this CXL Specification. The proper copyright citation or reference is as follows: "© 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED." When making any such citation or reference to this document you are not permitted to revise, alter, modify, make any derivatives of, or otherwise amend the referenced portion of this document in any way without the prior express written permission of the Compute Express Link Consortium, Inc.

Except for the limited rights explicitly given to a non-CXL Member pursuant to the explicit provisions of the CXL Consortium's Evaluation Copy Agreement which governs the publicly-available version of this CXL Specification, nothing contained in this CXL Specification shall be deemed as granting (either expressly or impliedly) to any party that is <u>not</u> a CXL Member: (ii) any kind of license to implement or use this CXL Specification or any portion or content described or contained therein, or any kind of license in or to any other intellectual property owned or controlled by the CXL Consortium, including without limitation any trademarks of the CXL Consortium.; or (ii) any benefits and/or rights as a CXL Member under any CXL Governing Documents.

LEGAL DISCLAIMERS FOR ALL PARTIES:

THIS DOCUMENT AND ALL SPECIFICATIONS AND/OR OTHER CONTENT PROVIDED HEREIN IS PROVIDED ON AN "AS IS" BASIS. TO THE MAX MUM EXTENT PERMITTED BY APPLICABLE LAW, COMPUTE EXPRESS LINK CONSORTIUM, INC. (ALONG WITH THE CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED, STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY, AND/OR NON-INFRINGEMENT. In the event this CXL Specification makes any references (including without limitation any incorporation by reference) to another standard's setting

In the event this CAL Specification makes any references (including without limitation any incorporation by reference) to another standard's setting organization's or any other party's ("<u>Third Party</u>") content or work, including without limitation any specifications or standards of any such Third Party ("<u>Third Party Specification</u>"), you are hereby notified that your use or implementation of any Third Party Specification: (i) is not governed by any of the CXL Governing Documents; (ii) may require your use of a Third Party's patents, copyrights or other intellectual property rights, which in turn may require you to independently obtain a license or other consent from that Third Party in order to have full rights to implement or use that Third Party Specification; and/or (iii) may be governed by the intellectual property policy or other policies or procedures of the Third Party which owns the Third Party Specification. Any trademarks or service marks of any Third Party which may be referenced in this CXL Specification is owned by the respective owner of such marks.

NOTICE TO ALL PARTIES REGARDING THE PCI-SIG UNIQUE VALUE PROVIDED IN THIS CXL SPECIFICATION:

NOTICE TO USERS: THE UNIQUE VALUE THAT IS PROVIDED IN THIS CXL SPECIFICATION IS FOR USE IN VENDOR DEFINED MESSAGE FIELDS, DESIGNATED VENDOR SPECIFIC EXTENDED CAPABILITIES, AND ALTERNATE PROTOCOL NEGOTIATION ONLY AND MAY NOT BE USED IN ANY OTHER MANNER, AND A USER OF THE UNIQUE VALUE MAY NOT USE THE UNIQUE VALUE IN A MANNER THAT (A) ALTERS, MODIFIES, HARMS OR DAMAGES THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF, OR (B) COULD OR WOULD REASONABLY BE DETERMINED TO ALTER, MODIFY, HARM OR DAMAGE THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF (FOR PURPOSES OF THIS NOTICE, "<u>PCI-SIG ECOSYSTEM</u>" MEANS THE PCI-SIG SPECIFICATIONS, MEMBERS OF PCI-SIG AND THEIR ASSOCIATED PRODUCTS AND SERVICES THAT INCORPORATE ALL OR A PORTION OF A PCI-SIG SPECIFICATION AND EXTENDS TO THOSE PRODUCTS AND SERVICES INTERFACING WITH PCI-SIG MEMBER PRODUCTS AND SERVICES).

CXL ENGINEERING CHANGE NOTICE

TITLE:	NULL CXL Capability ID		
DATE:	Introduced date (03/09/2021)		
	Updated date (03/30/2021)		
AFFECTED DOCUMENT:	CXL 2.0		
SPONSOR:	Mahesh Natu, Intel		

<u>Part I</u>

1. Summary of Functional Changes

This ECN defines a NULL CXL Capability ID.

2. Benefits as a Result of the Changes

CXL 2.0 specification Table 142 defines a number of CXL Capability IDs that are used to identify group of registers in the CXL.cache and CXL.mem register block in CXL Component Register space. This ECN reserves the Capability ID=0 encoding as a NULL Capability ID, which the software will skip. This simplifies the hardware design if one or more CXL capabilities need to be made unavailable based on the configuration or the SKU. For example, CXL.cache and CXL.mem registers for CXL 2.0 device that supports CXL IDE may include the following Capability ID structures in this order

1 (Header), 2 (RAS), 4 (Link), 5 (HDM), 7 (IDE), Capability introduced by a future ECN

If this device is configured in CXL 1.1 mode, it is not permitted to expose IDE capability and must hide it. Without this ECN, the hardware may have to rearrange the structures and update the length field in the Header. With this ECN, the hardware designer could replace the Capability ID field in the IDE Capability structure with 0 to make the IDE capability disappear

1 (Header), 2 (RAS), 4 (Link), 5 (HDM), 0 (NULL), Capability introduced by a future ECN

3. Assessment of the Impact

This is an optional normative feature and as such, does not have any impact to existing hardware designs.

4. Analysis of the Hardware Implications

This is an optional normative feature and as such, does not have any impact to existing hardware designs. It potentially simplifies hardware design in scenarios where one or more CXL capabilities need to be made unavailable based on the configuration or the SKU. Without this change, the hardware may have to rearrange CXL capability ID Structures if an structure in the middle of the array needs to be hidden.

5. Analysis of the Software Implications

Software is expected to skip CXL Capability ID structure it does not understand. Presently, CXL specification does not define ID=0, so this change is expected to be backwards compatible.

6. Analysis of the Compliance and Test Implications

CXL Capability List test should be updated to comprehend the Capability ID=0.

Part II

Detailed Description of the change

In Section 8.2.5 Table 142, make the following change

	Capability	ID	Highest version	Mandatory ¹	Not Permitted	Optional
+	CXL NULL Capability – Software shall ignore this structure and skip to the next CXL Capability	0	Undefined		Ρ	D1, D2, LD, FMLD, DP1, UP1, USP, DSP, R