



## Compute Express Link™ (CXL™)

Engineering Change Notice to the Specification 2.0

---

*July 2021*

Add vendor specific extension to Register Locator DVSEC

**LEGAL NOTICE FOR THIS PUBLICLY-AVAILABLE SPECIFICATION FROM COMPUTE EXPRESS LINK CONSORTIUM, INC.**

© 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED.

This CXL Specification (this “**CXL Specification**” or this “**document**”) is owned by and is proprietary to Compute Express Link Consortium, Inc., a Delaware nonprofit corporation (sometimes referred to as “**CXL**” or the “**CXL Consortium**” or the “**Company**”) and/or its successors and assigns.

**NOTICE TO USERS WHO ARE MEMBERS OF THE CXL CONSORTIUM:**

If you are a Member of the CXL Consortium (sometimes referred to as a “**CXL Member**”), and even if you have received this publicly-available version of this CXL Specification after agreeing to CXL Consortium’s Evaluation Copy Agreement (a copy of which is available <https://www.computeexpresslink.org/download-the-specification>, each such CXL Member must also be in compliance with all of the following CXL Consortium documents, policies and/or procedures (collectively, the “**CXL Governing Documents**”) in order for such CXL Member’s use and/or implementation of this CXL Specification to receive and enjoy all of the rights, benefits, privileges and protections of CXL Consortium membership: (i) CXL Consortium’s Intellectual Property Policy; (ii) CXL Consortium’s Bylaws; (iii) any and all other CXL Consortium policies and procedures; and (iv) the CXL Member’s Participation Agreement.

**NOTICE TO NON-MEMBERS OF THE CXL CONSORTIUM:**

If you are **not** a CXL Member and have received this publicly-available version of this CXL Specification, your use of this document is subject to your compliance with, and is limited by, all of the terms and conditions of the CXL Consortium’s Evaluation Copy Agreement (a copy of which is available at <https://www.computeexpresslink.org/download-the-specification>).

In addition to the restrictions set forth in the CXL Consortium’s Evaluation Copy Agreement, any references or citations to this document must acknowledge the Compute Express Link Consortium, Inc.’s sole and exclusive copyright ownership of this CXL Specification. The proper copyright citation or reference is as follows: “© 2019-2021 COMPUTE EXPRESS LINK CONSORTIUM, INC. ALL RIGHTS RESERVED.” When making any such citation or reference to this document you are not permitted to revise, alter, modify, make any derivatives of, or otherwise amend the referenced portion of this document in any way without the prior express written permission of the Compute Express Link Consortium, Inc.

Except for the limited rights explicitly given to a non-CXL Member pursuant to the explicit provisions of the CXL Consortium’s Evaluation Copy Agreement which governs the publicly-available version of this CXL Specification, nothing contained in this CXL Specification shall be deemed as granting (either expressly or impliedly) to any party that is **not** a CXL Member: (i) any kind of license to implement or use this CXL Specification or any portion or content described or contained therein, or any kind of license in or to any other intellectual property owned or controlled by the CXL Consortium, including without limitation any trademarks of the CXL Consortium.; or (ii) any benefits and/or rights as a CXL Member under any CXL Governing Documents.

**LEGAL DISCLAIMERS FOR ALL PARTIES:**

THIS DOCUMENT AND ALL SPECIFICATIONS AND/OR OTHER CONTENT PROVIDED HEREIN IS PROVIDED ON AN “**AS IS**” BASIS. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, COMPUTE EXPRESS LINK CONSORTIUM, INC. (ALONG WITH THE CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED, STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY, AND/OR NON-INFRINGEMENT.

In the event this CXL Specification makes any references (including without limitation any incorporation by reference) to another standard’s setting organization’s or any other party’s (“**Third Party**”) content or work, including without limitation any specifications or standards of any such Third Party (“**Third Party Specification**”), you are hereby notified that your use or implementation of any Third Party Specification: (i) is not governed by any of the CXL Governing Documents; (ii) may require your use of a Third Party’s patents, copyrights or other intellectual property rights, which in turn may require you to independently obtain a license or other consent from that Third Party in order to have full rights to implement or use that Third Party Specification; and/or (iii) may be governed by the intellectual property policy or other policies or procedures of the Third Party which owns the Third Party Specification. Any trademarks or service marks of any Third Party which may be referenced in this CXL Specification is owned by the respective owner of such marks.

**NOTICE TO ALL PARTIES REGARDING THE PCI-SIG UNIQUE VALUE PROVIDED IN THIS CXL SPECIFICATION:**

NOTICE TO USERS: THE UNIQUE VALUE THAT IS PROVIDED IN THIS CXL SPECIFICATION IS FOR USE IN VENDOR DEFINED MESSAGE FIELDS, DESIGNATED VENDOR SPECIFIC EXTENDED CAPABILITIES, AND ALTERNATE PROTOCOL NEGOTIATION ONLY AND MAY NOT BE USED IN ANY OTHER MANNER, AND A USER OF THE UNIQUE VALUE MAY NOT USE THE UNIQUE VALUE IN A MANNER THAT (A) ALTERS, MODIFIES, HARMS OR DAMAGES THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF, OR (B) COULD OR WOULD REASONABLY BE DETERMINED TO ALTER, MODIFY, HARM OR DAMAGE THE TECHNICAL FUNCTIONING, SAFETY OR SECURITY OF THE PCI-SIG ECOSYSTEM OR ANY PORTION THEREOF (FOR PURPOSES OF THIS NOTICE, “**PCI-SIG ECOSYSTEM**” MEANS THE PCI-SIG SPECIFICATIONS, MEMBERS OF PCI-SIG AND THEIR ASSOCIATED PRODUCTS AND SERVICES THAT INCORPORATE ALL OR A PORTION OF A PCI-SIG SPECIFICATION AND EXTENDS TO THOSE PRODUCTS AND SERVICES INTERFACING WITH PCI-SIG MEMBER PRODUCTS AND SERVICES).



## CXL ENGINEERING CHANGE NOTICE

<b>TITLE:</b>	Add vendor specific extension to Register Locator DVSEC
<b>DATE:</b>	Introduced date (1/6/2021) <a href="#">Updated date (2/23/2021)</a>
<b>AFFECTED DOCUMENT:</b>	CXL 2.0
<b>SPONSOR:</b>	Tiffany Kasanicky, Intel

### Part I

#### 1. Summary of Functional Changes

This ECN reserves a register block identifier in the Register Locator DVSEC for designated vendor specific register blocks and defines a fixed vendor specific register block header.

There may be errata in the Register Locator DVSEC that is not included in this ECN. Refer to the published errata for content that is not tracked as a change in this ECN.

#### 2. Benefits as a Result of the Changes

This change allows device vendors to use the CXL specified mechanism to provide a pointer to vendor specific register blocks rather than defining a proprietary mechanism.

#### 3. Assessment of the Impact

This is an optional feature. It will have no impact on existing implementations as the proposed vendor specific register block identifiers were marked as reserved in the CXL 2.0 spec.

The use of the PCI-SIG Vendor ID is not affected by the CXL agreement with the PCI-SIG regarding the CXL consortium's Vendor ID.


## Part II

### Detailed Description of the change

#### 8.1.9 Register Locator DVSEC

The PCIe configuration space of a CXL 2.0 Root Port, CXL Downstream Switch Port, CXL Upstream Switch Port and CXL 2.0 Device must implement this DVSEC capability. This DVSEC capability contains one or more Register Block entries. Figure 131 illustrates a DVSEC Capability with 3 Register Block Entries. See Table 124 for the complete listing.

Figure 131. Register Locator DVSEC with 3 Register Block Entries



Each register block included in the Register Locator DVSEC has an Offset Low and an Offset High register to specify the location of the registers within the Memory Space. The Offset Low register includes an identifier which specifies the type of CXL registers. Each register block identifier shall only occur once in the Register Locator DVSEC structure, except for the Designated Vendor Specific register block identifier where multiple instances are allowed. Each register block must be wholly contained in the address range covered by the associated BAR.

...

##### 8.1.9.1 Register Offset Low (Offset Varies)

This register reports the BAR Indicator Register (BIR), Register Block Identifier and the lower address bits of the BAR offset associated with Register Block.

Bit	Attributes	Description
2:0	HwInit	<p>Register BIR - Indicates which one of a Function's Base Address Registers, located beginning at 10h in Configuration Space, or entry in the Enhanced Allocation capability with a matching BAR Equivalent Indicator (BEI), is used to map the CXL Registers into Memory Space.</p> <p>Defined encodings are:</p> <ul style="list-style-type: none"><li>0 Base Address Register 10h</li><li>1 Base Address Register 14h</li><li>2 Base Address Register 18h</li><li>3 Base Address Register 1Ch</li><li>4 Base Address Register 20h</li><li>5 Base Address Register 24h</li></ul> <p>All other Reserved.</p> <p>The Registers block must be wholly contained within the specified BAR.</p>

7:3	RsvdP	Reserved.
15:8	HwInit	<p>Register Block Identifier - Identifies the type of CXL registers.</p> <p>Defined encodings are:</p> <ul style="list-style-type: none"> <li>• 00h Indicates the register block entry is empty and the Register BIR, Register Block Offset Low and Register Block Offset High fields are invalid.</li> <li>• 01h Component Registers. The format of the Component Register block is defined in <a href="#">Section 8.2.4</a>.</li> <li>• 02h BAR Virtualization ACL Registers. The format of the Component Register block is defined in <a href="#">Section 8.2.7</a>.</li> <li>• 03h CXL Memory Device Registers. The format of the CXL Memory Device Register block is defined in <a href="#">Section 8.2.8</a>.</li> <li>• <a href="#">FFh Designated Vendor Specific Registers. The format of the designated vendor specific register block starts with the header defined in Table X.</a></li> </ul> <p>All other Reserved.</p>
31:16	HwInit	<p>Register Block Offset Low - A[31:16] of offset from the address contained by one of the Function's Base Address Registers to point to the base of the Register Block.</p> <p>Register Block Offset is 64K aligned. Hence A[15:0] is zero.</p>

**Table X Designated Vendor Specific Register Block Header**

Offset	Bit Location	Attributes	Description
00h	15:0	RO	Vendor ID - The PCI-SIG assigned Vendor ID for the organization that defined the layout and controls the specification for this register block.
00h	31:16	RO	Vendor Register Block ID - Value defined by the Vendor ID in bits 15:0 that indicates the nature and format of the vendor specific registers.
00h	35:32	RO	Vendor Register Block Revision - Version number defined by the Vendor ID in bits 15:0 that indicates the version of the register block.
00h	63:36	RsvdP	Reserved
08h	31:0	RO	Vendor Register Block Length - The number of bytes in the register block, including the Designated Vendor Specific Register Block Header and the vendor specific registers.
08h	63:32	RsvdP	Reserved